參數(shù)資料
型號(hào): S29GL032M10TAIR13
廠商: SPANSION LLC
元件分類: PROM
英文描述: MirrorBit Flash Family
中文描述: 2M X 16 FLASH 3V PROM, 100 ns, PDSO56
封裝: MO-142EC, TSOP-56
文件頁(yè)數(shù): 86/116頁(yè)
文件大小: 6024K
代理商: S29GL032M10TAIR13
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
February 7, 2007 S29GL-M_00_B8
S29GL-M MirrorBitTM Flash Family
69
Data
Sheet
Command Definitions
Table 34. Command Definitions( x16 Mode, BYTE# = VIH)
Command
Sequence
Cyc
les
Bus Cycles (Notes 2–5)
First
Second
Third
Fourth
Fifth
Sixth
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (6)
1RA
RD
Reset (7)
1
XXX
F0
Au
to
se
lec
t(N
ot
e8)
Manufacturer ID
4
555
AA
2AA
55
555
90
X00
0001
Device ID (9)
4
555
AA
2AA
55
555
90
X01
227E
X0E
X0F
Secured Silicon Sector Factory
Protect (10)
4
555
AA
2AA
55
555
90
X03
Sector Group Protect Verify
(12)
4
555
AA
2AA
55
555
90
(SA)X02
00/01
Enter Secured Silicon Sector Region
3
555
AA
2AA
55
555
88
Exit Secured Silicon Sector Region
4
555
AA
2AA
55
555
90
XXX
00
Program
4
555
AA
2AA
55
555
A0
PA
PD
Write to Buffer (11)
3
555
AA
2AA
55
SA
25
SA
WC
PA
PD
WBL
PD
Program Buffer to Flash
1SA
29
Write to Buffer Abort Reset (13)
3
555
AA
2AA
55
555
F0
Unlock Bypass
3
555
AA
2AA
55
555
20
Unlock Bypass Program (14)
2
XXX
A0
PA
PD
Unlock Bypass Reset (15)
2
XXX
90
XXX
00
Chip Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
555
10
Sector Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
SA
30
Program/Erase Suspend (16)
1
XXX
B0
Program/Erase Resume (16)
1
XXX
30
CFI Query (18)
155
98
Legend:
X = Don’t care
RA = Read Address of memory location to be read.
RD = Read Data read from location RA during read operation.
PA = Program Address. Addresses latch on falling edge of WE# or
CE# pulse, whichever happens later.
PD = Program Data for location PA. Data latches on rising edge of
WE# or CE# pulse, whichever happens first.
SA = Sector Address of sector to be verified (in autoselect mode) or
erased. Address bits A21–A15 uniquely select any sector.
WBL = Write Buffer Location. Address must be within same write
buffer page as PA.
WC = Word Count. Number of write buffer locations to load minus 1.
Notes:
1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
3. Shaded cells indicate read cycles. All others are write cycles.
4. During unlock and command cycles, when lower address bits are
555 or 2AA as shown in table, address bits above A11 and data
bits above DQ7 are don’t care.
5. No unlock or command cycles required when device is in read
mode.
6. Reset command is required to return to read mode (or to erase-
suspend-read mode if previously in Erase Suspend) when device
is in autoselect mode, or if DQ5 goes high while device is
providing status information.
7. Fourth cycle of the autoselect command sequence is a read
cycle. Data bits DQ15–DQ8 are don’t care. Except for RD, PD
and WC. See Autoselect Command Sequence for more
information.
8. Device ID must be read in three cycles.
9. If WP# protects highest address sector, data is 98h for factory
locked and 18h for not factory locked. If WP# protects lowest
address sector, data is 88h for factory locked and 08h for not
factor locked.
10. Data is 00h for an unprotected sector group and 01h for a
protected sector group.
11. Total number of cycles in command sequence is determined by
number of words written to write buffer. Maximum number of
cycles in command sequence is 21, including “Program Buffer to
Flash” command.
12. Command sequence resets device for next command after
aborted write-to-buffer operation.
13. Unlock Bypass command is required prior to Unlock Bypass
Program command.
14. Unlock Bypass Reset command is required to return to read
mode when device is in unlock bypass mode.
15. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Erase Suspend mode. Erase Suspend
command is valid only during a sector erase operation.
16. Erase Resume command is valid only during Erase Suspend
mode.
17. Command is valid when device is ready to read array data or
when device is in autoselect mode.
18. Refer to Table 17, AutoSelect Codes for individual Device IDs
per device density and model number.
相關(guān)PDF資料
PDF描述
S29GL032M10TAIR20 MirrorBit Flash Family
S29GL032M10TAIR23 Conductive Polymer Chip Capacitors / T530 Series - High Capacitance/Ultra-Low ESR; Capacitance [nom]: 680uF; Working Voltage (Vdc)[max]: 4V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 5.0mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-40; Termination: Solder Coated (SnPb, Pb 5% min); Body Dimensions: 7.3mm x 4.3mm x 4mm; Temperature Range: -55C to +125C; Container: Tape & Reel; Qty per Container: 500; Features: High Capacitance; Ultra-Low ESR
S29GL032M10TAIR30 Conductive Polymer Chip Capacitors / T530 Series - High Capacitance/Ultra-Low ESR; Capacitance [nom]: 680uF; Working Voltage (Vdc)[max]: 4V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 5.0mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-40; Termination: 100% Tin (Sn); Body Dimensions: 7.3mm x 4.3mm x 4mm; Temperature Range: -55C to +125C; Container: Tape & Reel; Qty per Container: 500; Features: High Capacitance; Ultra-Low ESR
S29GL032M10TAIR33 Conductive Polymer Chip Capacitors / T530 Series - High Capacitance/Ultra-Low ESR; Capacitance [nom]: 680uF; Working Voltage (Vdc)[max]: 2.5V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 6.0mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-40; Termination: 100% Tin (Sn); Body Dimensions: 7.3mm x 4.3mm x 4mm; Temperature Range: -55C to +125C; Container: Tape & Reel; Qty per Container: 500; Features: High Capacitance; Ultra-Low ESR
S29GL032M10TAIR40 CAP 1.0UF 500V 10% X7R RAD-.475 .570X.500 CONF BULK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL032M10TAIR20 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology
S29GL032M10TAIR22 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family
S29GL032M10TAIR23 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family
S29GL032M10TAIR30 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family
S29GL032M10TAIR32 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family