- 您現在的位置：買賣IC網 > PDF目錄373349 > S42WD42 (Electronic Theatre Controls, Inc.) Dual Voltage Supervisory Circuit With Watchdog Timer PDF資料下載
參數資料
| 型號： | S42WD42 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Dual Voltage Supervisory Circuit With Watchdog Timer |
| 中文描述： | 雙電壓監(jiān)控電路，帶有看門狗定時器 |
| 文件頁數： | 10/16頁 |
| 文件大?。?/td> | 102K |
| 代理商： | S42WD42 |
10
S4242/S42WD42/S4261/S42WD61
2025 6.0 4/17/00
FIGURE 12. CURRENT ADDRESS BYTE READ MODE
FIGURE 11. ACKNOWLEDGE POLLING
Acknowledge Polling
When the S42xxx is performing an internal WRITE opera-
tion, it will ignore any new START conditions. Since the
device will only return an acknowledge after it accepts the
START, the part can be continuously queried until an
acknowledge is issued, indicating that the internal WRITE
cycle is complete.
To poll the device, give it a START condition, followed by
a slave address for a WRITE operation (See Figure 9).
READ OPERATIONS
Read operations are initiated with the R/W bit of the
identification field set to
“
1.
”
There are four different read
options:
1.
2.
3.
4.
Current Address Byte Read
Random Address Byte Read
Current Address Sequential Read
Random Address Sequential Read
Current Address Byte Read
The S42xxx contains an internal address counter which
maintains the address of the last word accessed,
incremented by one. If the last address accessed (either
a read or write) was to address location n, the next read
operation would access data from address location n+1
and increment the current address pointer. When the
S42xxx receives the slave address field with the R/W bit
set to
“
1,
”
it issues an acknowledge and transmits the 8-
bit word stored at address location n+1.
The current address byte read operation only accesses a
single byte of data. The master does not acknowledge the
transfer, but does generate a stop condition. At this point,
the S42xxx discontinues data transmission. See
Figure 12 for the address acknowledge and data transfer
sequence.
Issue Start
Internal WRITE Cycle
In Progress;
Begin ACK Polling
Issue Slave
Address and
R/W = 0
ACK
Returned
Next
operation a
WRITE
Issue Byte
Address
Proceed with
WRITE
Issue Stop
Await Next
Command
Issue Stop
No
No
Yes (Internal WRITE Cycle is completed)
Yes
2025 ILL11.0
S
T
A
R
T
S
T
O
P
Slave Address
Device
Type
Address
Read/Write
1= Read
A10,A9,A8
SDA Bus Activity
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Master sends Read
request to Slave
Slave sends
Data to Master
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
1
1
1
0
0
1
Lack of ACK (low)
from Master
determines last
data byte to be read
1
Shading Denotes
42xxx
SDA Output Active
A
9
A
10
R
W
A
C
K
A
8
Data Byte
2025 ILL12.1
相關PDF資料 |
PDF描述 |
|---|---|
| S42WD42P2.7P | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42P2.7S | SWITCH DIP DPST 4POS SMT |
| S42WD42PAP | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42PAS | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42PBP | Dual Voltage Supervisory Circuit With Watchdog Timer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S42WD42P2.7P | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42P2.7S | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42PAP | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42PAS | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42PBP | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復。