- 您現在的位置：買賣IC網 > PDF目錄373349 > S42WD42PP (Electronic Theatre Controls, Inc.) Dual Voltage Supervisory Circuit With Watchdog Timer PDF資料下載
參數資料
| 型號： | S42WD42PP |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Dual Voltage Supervisory Circuit With Watchdog Timer |
| 中文描述： | 雙電壓監(jiān)控電路，帶有看門狗定時器 |
| 文件頁數： | 11/16頁 |
| 文件大?。?/td> | 102K |
| 代理商： | S42WD42PP |
S4242/S42WD42/S4261/S42WD61
11
2025 6.0 4/17/00
FIGURE 13. RANDOM ADDRESS BYTE READ MODE
Random Address Byte Read
Random address read operations allow the master to
access any memory location in a random fashion. This
operation involves a two-step process. First, the master
issues a write command which includes the start condi-
tion and the slave address field (with the R/W bit set to
WRITE) followed by the address of the word it is to read.
This procedure sets the internal address counter of the
S42xxx to the desired address.
After the word address acknowledge is received by the
master, the master immediately reissues a start condition
followed by another slave address field with the R/W bit
set to READ. The S42xxx will respond with an acknowl-
edge and then transmit the 8-data bits stored at the
addressed location. At this point, the master does not
acknowledge the transmission but does generate the stop
condition. The S42xxx discontinues data transmission
and reverts to its standby power mode. See Figure 13 for
the address, acknowledge and data transfer sequence.
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
S
T
A
R
T
Word Address
* S4261/S42WD61 only
S
T
O
P
A
C
K
Slave Address
Slave Address
Device
Type
Address
Read/Write
0= Write
Device
Type
Address
A10,A9,A8
A10,A9,A8
SDA Bus
Activity
S
T
A
R
T
Read/Write
1= Read
A
C
K
A
C
K
Master sends Read
request to Slave
Master Writes Word
Address to Slave
Master Requests
Data from Slave
Slave sends
Data to Master
1 0 1 0
1 0 1 0
1
0
*
A
10
*
A
9
R
W
A
8
A
9
R
W
A
10
A
8
Lack of ACK (low)
from Master
determines last
data byte to be read
1
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Shading Denotes
42xxx
SDA Output Active
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Data Byte
2025 ILL13.1
相關PDF資料 |
PDF描述 |
|---|---|
| S42WD42PS | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42S2.7P | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42S2.7S | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42SAP | Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42SAS | Dual Voltage Supervisory Circuit With Watchdog Timer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S42WD42PS | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42S2.7P | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42S2.7S | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42SAP | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
| S42WD42SAS | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Dual Voltage Supervisory Circuit With Watchdog Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復。