- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368612 > S5L9286F02 (SAMSUNG SEMICONDUCTOR CO. LTD.) DIGITAL SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | S5L9286F02 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 18/35頁 |
| 文件大?。?/td> | 598K |
| 代理商： | S5L9286F02 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
S5L9286F02
DIGITAL SIGNAL PROCESSOR FOR DISCMAN
18
SUBCODE BLOCK
The subcode sync signals S0 and S1 are detected in the Subcode sync block. S1 is detected one frame after S0 is
detected. At this time, S0+S1 signal is output to the S0S1 pin, and when the S0S1 signal is high, the S0S1 signal is
output to the SDAT pin. Out of the data input into the EFMI pin, the 14-bit subcode data is EFM demodulated to 8-
bit (P, Q, R, S, T, U, V, W) subcode data, synchronized with the WBCK signal, and output to SDAT by the SBCK
clock. Out of the 8 subcode data, only Q data is stored in the 80 shift registers by the WBCK signal.
If the CRC result is error, low is output to the SQCK pin, and if not, high is output.
If the CNTL-Z registers CRCQ is high, the CRC result is output to the SQDT pin from when the S0 and S1 are high
to SQCKs negative edge. The subcode blocks timing diagram is as follows:
Timing Relation of SQCK, SQDT and S0S1 when SQEN = H
If subcode-Q datas CRCQ is high, the SQOK signal is output to SQDT according to the SQCK, and if CRCQ is low,
the SQOK signal is not output to SQDT.
Figure 5. Subcode-Q Timing Diagram
Timing Relation of SDAT and SBCK
SQCK
SQDT
(CRCK=1)
S0S1
SQOK
SQDT
(CRCK=0)
SQOK(n)
Q4
Q3
Q2
Q1
Q8
Q7
Q80
Q79
Q78
Q77
SQCK(n+1)
Q4
Q3
Q6
Q5
0
Q4
Q3
Q2
Q1
Q8
Q7
Q80
Q79
Q78
Q77
0
Q4
Q3
Q6
Q5
b
Q
R
S
T
U
V
W
C
1
2
3
4
5
6
7
8
a
WBCK
SBCK
SDAT
a) After PBFR goes negative edge, SBCK is set to L for about 10
μ
s.
b) If S0S1 is L, subcode P is output, and if S0S1 is high, S0S1 is output.
c) If there are more than 7 pulses input into the SBCK pin, the subcode data P, Q, R, S, T,
U, V, and W data are output repeatedly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5L9286F02-T0R0 | DIGITAL SIGNAL PROCESSOR |
| S5L9286F01-Q0R0 | IC, TRANS, PHY, DUAL, 10/100BASE-TX |
| S5L9286 | DIGITAL SIGNAL PROCESSOR FOR CDP |
| S5L986F02 | DIGITAL SIGNAL PROCESSOR FOR DISCMAN |
| S5N8943B | G.Lite ADSL Analog Front End IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5L9286F02-T0R0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR FOR DISCMAN |
| S5L9290X | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:signal processing LSI for the CD |
| S5L9290X01-L0R0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:signal processing LSI for the CD |
| S5L9290X02 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR FOR INTERNET AUDIO |
| S5L9290X02-E0R0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR FOR INTERNET AUDIO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。