- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373358 > S93WD662S-2.7 (Electronic Theatre Controls, Inc.) Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | S93WD662S-2.7 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| 中文描述： | 精密電源電壓監(jiān)控和復(fù)位控制器，看門狗定時(shí)器和4K位的微型導(dǎo)線記憶 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大小： | 147K |
| 代理商： | S93WD662S-2.7 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
3
S93WD662/S93WD663
2013 2.1 8/2/00
SK
2013 ILL 3 1.0
DI
CS
DO
tDIS
tPD0,tPD1
tCSMIN
tCSS
tDIS
tDIH
tSKHI
tCSH
VALID
VALID
DATA VALID
tSKLOW
The ready/busy status can be determined after the start
of a write operation by selecting the device (CS high)
and polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. See the
Applications Aid section for detailed use of the ready
busy status.
The format for all instructions is: one start bit; two op
code bits and either eight (x16) or nine (x8) address or
instruction bits.
Read
Upon receiving a READ command and an address
(clocked into the DI pin), the DO pin of the S93WD662/
WD663 will come out of the high impedance state and,
will first output an initial dummy zero bit, then begin
shifting out the data addressed (MSB first). The output
data bits will toggle on the rising edge of the SK clock and
are stable after the specified time delay
(t
PD0
or t
PD1
).
Write
After receiving a WRITE command, address and the
data, the CS (Chip Select) pin must be deselected for a
minimum of 250ns (t
CSMIN
). The falling edge of CS will
start automatic erase and write cycle to the memory
location specified in the instruction. The ready/busy
status of the S93WD662/WD663 can be determined by
selecting the device and polling the DO pin.
Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deselected for a minimum
of 250ns (t
CSMIN
). The falling edge of CS will start the
auto erase cycle of the selected memory location. The
ready/busy status of the S93WD662/WD663 can be
Figure 1. Sychronous Data Timing
Figure 2. Read Instruction Timing
SK
2013 ILL4 1.0
CS
DI
DO
tCS
STANDBY
tHZ
HIGH-Z
HIGH-Z
1
1
0
AN
AN
–
1
A0
0
DN
DN
–
1
D1
D0
tPD0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S93WD663S-2.7T | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD663S-A | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD663S-AT | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD663S-B | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD663S-BT | Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S93WD662S-A | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD662S-AT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD662S-B | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD662S-BT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
| S93WD663 | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。