- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373361 > SA24C1024LEMFX (Electronic Theatre Controls, Inc.) TRANS PNP W/RES 160HFE SSMINI 3P PDF資料下載
參數(shù)資料
| 型號(hào)： | SA24C1024LEMFX |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TRANS PNP W/RES 160HFE SSMINI 3P |
| 中文描述： | 1024Kb EEPROM的進(jìn)口證 |
| 文件頁(yè)數(shù)： | 12/27頁(yè) |
| 文件大?。?/td> | 680K |
| 代理商： | SA24C1024LEMFX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
SA24C1024 Datasheet
SAIFUN
Background Information
(IIC Bus)
12
Extended IIC specification is an extension
of the Standard IIC specification, which
enables addressing of EEPROMs with
more than 15 Kbits of memory on an IIC
bus. The difference between the two
specifications is that the Extended IIC
specification defines two bytes of Array
Address information, while the Standard
IIC specification defines only one. All other
aspects are identical between the two
specifications. Using two bytes of the array
address, one Device/Page Block selection
bit (A1) in the Slave address byte and one
address signal (add16) in the Slave
address, it is possible to address up to 2
Mbits (2
8
2
8
2 2 8 = 2 Mbits) of
memory on an IIC bus.
Note that, due to format difference, it is not
possible to have both peripherals that
follow the Standard IIC specification (for
example, 16Kbit EEPROM) and peripherals
that follow the Extended IIC specification
(for example, 1024Kbit EEPROM) on a
common IIC bus.
The
bidirectional communication between a
transmitter and a receiver using a Clock
signal (SCL) and a Data signal (SDA).
Additionally, there is one Address signal
(A1) that collectively serves as "chip select
signal" to a device (for example, EEPROM)
on the bus.
IIC
bus
allows
synchronous
All communication on the IIC bus must be
started with a valid START condition (by
the Master), followed by transmittal (also
by the Master) of byte(s) of information
(Address/Data).
For
information
received,
receiver provides a valid acknowledge
(ACK) pulse to further continue the
communication (unless the receiver intends
to
discontinue
the
Depending on the direction of transfer
(Write or Read), the receiver can either be
a Slave or the Master. A typical IIC
communication concludes with a STOP
condition by the Master.
every
the
byte
addressed
of
communication).
Addressing an EEPROM memory location
involves sending a command string with
the following information:
[DEVICE TYPE]—[DEVICE/PAGE BLOCK
SELECTION
(including
ADDRESS
BIT
(add16)]—[R/WBIT]—
[ARRAY ADDRESS Byte #1]—[ARRAY
ADDRESS Byte #0]
ARRAY
MSB
Slave Address
The Slave address is an 8-bit information
consisting of a Device Type field (4 bits), a
Device/Page Block selection field (3 bits)
and one Read/Write bit.
1
0
1
0
0
A1
Add16 R/W
(LSB)
Device Type
Identifier
Device/Page
Block Selection
Figure 9. Slave Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA24C1024LEMW | TRANS PNP W/RES 30 HFE SSMINI 3P |
| SA24C1024LEN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA24C1024LMW | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA24C1024LEMF | TRANS PNP W/RES 160HFE SSMINI 3P |
| SA24C1024 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA24C1024LEMW | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEMWF | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEMWFX | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEMWX | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1024Kb EEPROM IIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。