- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373361 > SA25C512 (Electronic Theatre Controls, Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | SA25C512 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類(lèi)： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個(gè)2 KB的EEPROM的國(guó)內(nèi)256個(gè)8位每字舉辦的串行CMOS |
| 文件頁(yè)數(shù)： | 9/19頁(yè) |
| 文件大?。?/td> | 1078K |
| 代理商： | SA25C512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Serial Interface
Description
SA25C512 Data Sheet
SAIFUN
9
Master
The device that generates the SCK.
Slave
As the SCK pin is always an input, the
SA25C512 always operates as a slave.
Transmitter/Receiver
The
designated for data transmission and
reception.
SA25C512
has
separate
pins
Serial Opcode
The first byte is received after the device is
selected. This byte contains the opcode
that defines the operation to be performed
(for more details, refer to Table 5,
page 10).
Invalid Opcode
If an invalid opcode is received, no data is
shifted into the SA25C512, and the serial
output pin remains in a high impedance
state until a CSb falling edge is detected
again,
which
reinitializes
communication.
the
serial
Chip Select (CSb)
The SA25C512 is selected when the CSb
pin is low. When the device is not selected,
data is not accepted via the SI pin, and the
SO pin remains in a high impedance state.
HOLDb
The HOLDb pin is used in conjunction with
the CSb pin to select the SA25C512. When
the device is selected and a serial
sequence is underway, HOLDb can be
used to pause the serial communication
with the master device without resetting the
serial sequence. To pause, the HOLDb pin
must be brought low while the SCK pin is
low. To resume serial communication, the
HOLDb pin is brought high while the SCK
pin is low (SCK may still toggle during
HOLDb). Inputs to the SI pin are ignored
while the SO pin is in the high impedance
state.
Write Protect
The WPb pin enables write operations to
the Status register when held high. When
the WPb pin is brought low and the
WPBEN bit is 1, all write operations to the
status register are inhibited (for more
details, refer to Table 8, page 11). If WPb
goes low while CSb is still low, the write to
the status register is interrupted. If the
internal write cycle has already been
initiated, WPb going low has no effect on
any write operation to the status register.
The WPb pin function is blocked when the
WPBEN bit in the status register is 0,
which enables the user to install the
SA25F020 in a system with the WPb pin
tied to ground but still able to write to the
status register. All WPb pin functions are
enabled when the WPBEN bit is set to 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA25C512HEMN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA25C512LMNX | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA25C512LEMNX | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA25C512LENX | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA25C512LNX | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA25C512HEMN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512Kb EEPROM SPI with 10MHz and Low Standby |
| SA25C512HEMNX | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512Kb EEPROM SPI with 10MHz and Low Standby |
| SA25C512HEN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512Kb EEPROM SPI with 10MHz and Low Standby |
| SA25C512HENX | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512Kb EEPROM SPI with 10MHz and Low Standby |
| SA25C512HMN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512Kb EEPROM SPI with 10MHz and Low Standby |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。