- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385812 > SA5225 (NXP Semiconductors N.V.) Fiber optic postamplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | SA5225 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Fiber optic postamplifier |
| 中文描述： | 光纖后置 |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大?。?/td> | 81K |
| 代理商： | SA5225 |
Philips Semiconductors
Product specification
SA5225
Fiber optic postamplifier
1998 Oct 07
5
NE5212
NE5224
CLOCK
REC&
RETIMING
SD00376
Figure 3. Typical Fiber Optic Receiving System
INPUT BIASING
The DATA INPUT pins (4 and 5) are DC biased at approximately
2.9V by an internal reference generator. The SA5225 can be DC
coupled, but the driving source must operate within the allowable
1.4V to 4.4V input signal range (for V
CC
= 5V). If AC coupling is
used to remove any DC compatibility requirement, the coupling
capacitors C1 and C2 must be large enough to pass the lowest input
frequency of interest. For example, .001
μ
F coupling capacitors
react with the internal 4.5k input bias resistors to yield a lower –3dB
frequency of 35kHz. This then sets a limit on the maximum number
of consecutive “1”s or “0”s that can be sensed accurately at the
system data rate. Capacitor tolerance and resistor variation (2.9k to
7.6k) must be included for an accurate calculation.
AUTO-ZERO CIRCUIT
Figure 5 also shows the essential details of the auto-zero circuit. A
feedback amplifier (A4) is used to cancel the offset voltage of the
forward signal path, so the input to the internal ECL comparator (A6)
is at its toggle point in the absence of any input signal. The time
constant of the cancelling circuitry is set by an external capacitor
(C
AZ
) connected between Pins 1 and 2. The formula for the lower
–3dB frequency is:
150
2
R
AZ
where R
AZ
is the internal driving impedance which can vary from
155k to 423k over temperature and device fabrication limits. The
input coupling time constant must also be considered in determining
the lower frequency response of the SA5225.
f
3dB
C
AZ
INPUT SIGNAL LEVEL-DETECTION
The SA5225 allows for user programmable input signal
level-detection and can automatically disable the switching of its
ECL data outputs if the input is below a set threshold. This prevents
the outputs from reacting to noise in the absence of a valid input
signal, and insures that data will only be transmitted when the input
signal-to-noise ratio is sufficient for low bit-error-rate system
operation. Complimentary ECL flags (ST and STB) indicate whether
the input signal is above or below the desired threshold level.
Figure 6 shows a simplified block diagram of the SA5225
level-detect system. The input signal is amplified and rectified
before being compared to a programmable reference. A filter is
included to prevent noise spikes from triggering the level-detector.
This filter has a nominal 1
μ
s time constant, and additional filtering
can be achieved by using an external capacitor (CF) from Pin 7 to
V
CCA
(the internal driving impedance is nominally 24k). The
resultant signal is then compared to a programmable level, V
SET
,
which is set by an internal voltage reference (2.64V) and an external
resistor divider (R1 and R2). The value of R1 + R2 should be
maintained at approximately 5k.
HYST
(OFF)
(ON)
V
V
SD00377
Figure 4.
The circuit is designed to operate accurately over a differential
2-12mV
P-P
square-wave input level detect range. This level,
V
SET
/100, is the average of V
TH
and V
TL
.
Nominal hysteresis of 3dB is provided by the complimentary ECL
output comparator yielding V
TL
example, with V
SET
= 1.2V, a 14.05mV
P-P
square-wave differential
input will drive the ST pin high, and an input level below 9.95mV
P-P
will drive the ST pin low.
V
121 and V
TH
V
SET
85 . For
Since a “JAM” function is provided (Pin 8) and can force the data
outputs to a predetermined state (D
OUT
= LOW, D
OUT
= HIGH), the
ST and JAM pins can be connected together to automatically
disable signal transmission when the chip senses that the input
signal is below the desired threshold. JAM (Pin 8) low enables the
Data Outputs. ST will be in a high ECL state for input signals below
threshold.
DATA IN
C1
C2
A1
+
–
A3
A6
DATA OUT
A4
D
IN
D
INB
R
IN
4.5k
C
AZ
R
AZ
250k
R
AZ
250k
D
OUT
D
OUTB
R
IN
4.5k
V
BIAS
ECL 10K
SD00668
Figure 5. SA5225 Sample Application: Forward Gain Path Including Auto-Zero
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA5225D | Fiber optic postamplifier |
| SA5234 | Matched quad high-performance low-voltage operational amplifier |
| SA5234N | Matched quad high-performance low-voltage operational amplifier |
| SA555D | GENERAL PURPOSE SINGLE BIPOLAR TIMERS |
| SA555N | GENERAL PURPOSE SINGLE BIPOLAR TIMERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA5225D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fiber optic postamplifier |
| SA5230 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage operational amplifier |
| SA5230D | 功能描述:運(yùn)算放大器 - 運(yùn)放 1.8V Single Rail to RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| SA5230DG | 功能描述:運(yùn)算放大器 - 運(yùn)放 1.8V Single Rail to Rail Industrial Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| SA5230DR2 | 功能描述:運(yùn)算放大器 - 運(yùn)放 1.8V Single Rail to RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。