- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6750H (NXP SEMICONDUCTORS) Encoder for MPEG2 image recording EMPIRE PDF資料下載
參數(shù)資料
| 型號： | SAA6750H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Encoder for MPEG2 image recording EMPIRE |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, SQFP-208 |
| 文件頁數(shù)： | 3/60頁 |
| 文件大?。?/td> | 217K |
| 代理商： | SAA6750H |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2000 May 03
3
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
1
FEATURES
Digital YUV input according to “ITU-T 601”and
“ITU-T 656”
NTSC and PAL (720 pixels
×
480 lines at 60 Hz and
720 pixels
×
576 lines at 50 Hz)
Integrated colour conversion 4 : 2 : 2 to 4 : 2 : 0
Integrated format conversion to SIF format (optional)
Real time MPEG2 Simple Profile at Main Level
(SP@ML) encoding
IP frame or I frame only encoding supported
Programmable Group Of Pictures (GOP) size
Integrated motion estimation, half pixel accuracy
Motion compensated noise reduction
Elementary stream data output compliant to MPEG2
standard (“ISO 13818-2”)
Bitstream output compatible to 16-bit parallel interface
with Motorola (68xxx like) protocol style
No external host processor required
4
×
4 Mbit external DRAM required
I
2
C-bus controlled
Single external video clock 27 MHz
Power supply voltage 3.3 V
Digital inputs 5 V tolerant
Boundary Scan Test (BST) supported.
2
GENERAL DESCRIPTION
2.1
General
The SAA6750H is a new approach towards a stand-alone
MPEG2 video encoder IC. It combines high quality
SP@ML compliant real time encoding with
cost-effectiveness, allowing for the first time the use of an
MPEG2 encoder IC in applications and markets with a
high cost pressure. This has been achieved by means of a
number of innovations in architecture and algorithms
developed by the Philips Research Laboratories, e.g.:
The unique motion estimation algorithm supports highly
efficient encoding by using only I frame and IP frame
mode. B frames need not be used. This leads to a
significantly smaller internal circuitry and also reduces
DRAMmemoryrequirementsfromatleast4 to 2 Mbyte.
In addition, the absence of B frames simplifies editing of
the compressed data stream.
The patented, motion-compensated temporal noise
filtering which was developed by Philips for professional
equipment reduces noise in the input video before
compression is performed. This technique gives visible
improvements in picture quality, especially in the field of
home recordings with noisy signal sources where this
has proved to be of significant benefit.
InternallytheSAA6750Husesahardwaresolutionfordata
compression and a specially developed high performance
processor for control purposes.
2.2
Function
The SAA6750H is a stand-alone single chip video encoder
performing real time MPEG2 compression of digital video
data.
The video data input of the SAA6750H accepts a digital
YUV video data stream in ITU-T 601 format. PAL standard
at 50 Hz and 720 pixels by 576 lines, as well as NTSC at
60 Hz and 720 pixels by 480 lines, are covered. The video
synchronization may either follow ITU-T 656
recommendation or can also be supplied by external
signals. The external reference clock of 27 MHz to
pin VCLK has to be synchronized to the video data. The
product family SAA7111 of Philips Semiconductors
provides a suitable video data stream and reference clock.
Other sources are also supported by the flexible I
2
C-bus
controlled data input interface of the SAA6750H.
See Section 7.3 for detailed information.
An internal 4 : 2 : 2 to 4 : 2 : 0 colour format conversion is
performed. Optionally, a ITU-T 601 to SIF format
conversion may be activated by the I
2
C-bus control
settings.
The real time data encoding part of the SAA6750H
combines high-compression rates with high quality picture
performance. This is achieved by the integration of Philips
unique motion estimation algorithm and a patented
motion-compensated noise filtering. The compression
algorithm uses I or IP mode encoding. Normally it selects
automatically the suitable mode but may also be forced to
I mode operating only by the I
2
C-bus control settings.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
| SAA7102H | Digital video encoder |
| SAA7103 | Digital video encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| SAA6752HS/V104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V104,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。