- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA7105E (NXP SEMICONDUCTORS) Digital video encoder PDF資料下載
參數(shù)資料
| 型號： | SAA7105E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Digital video encoder |
| 中文描述： | COLOR SIGNAL ENCODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.15 MM HEIGHT, PLASTIC, MS-034, SOT-472-1, BGA-156 |
| 文件頁數(shù)： | 10/70頁 |
| 文件大小： | 360K |
| 代理商： | SAA7105E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
2004 Mar 04
10
Philips Semiconductors
Product specification
Digital video encoder
SAA7104E; SAA7105E
The8-bitmultiplexedC
B
-Y-C
R
formatsare“ITU-R BT.656”
(D1 format) compatible, but the SAV and EAV codes can
be decoded optionally, when the device is operated in
slave mode. For assignment of the input data to the rising
or falling clock edge see Tables 9 to 14.
In order to display interlaced RGB signals through a
euro-connector TV set, a separate digital composite sync
signal (pin HSM_CSYNC) can be generated; it can be
advanced up to 31 periods of the 27 MHz crystal clock in
order to be adapted to the RGB processing of a TV set.
The SAA7104E; SAA7105E synthesizes all necessary
internal signals, colour subcarrier frequency and
synchronization signals from that clock.
Wide screen signalling data can be loaded via the I
2
C-bus
and is inserted into line 23 for standards using a 50 Hz
field rate.
VPS data for program dependent automatic start and stop
of such featured VCRs is loadable via the I
2
C-bus.
The IC also contains Closed Caption and extended data
servicesencoding(line 21),andsupportsteletextinsertion
fortheappropriatebitstreamformatata27 MHzclockrate
(see Fig.14). It is also possible to load data for the copy
generation management system into line 20 of every field
(525/60 line counting).
A number of possibilities are provided for setting different
video parameters such as:
Black and blanking level control
Colour subcarrier frequency
Variable burst amplitude etc.
7.1
Reset conditions
To activate the reset a pulse at least of 2 crystal clocks
duration is required.
During reset (RESET = LOW) plus an extra 32 crystal
clock periods, FSVGC, VSVGC, CBO, HSVGC and
TTX_SRES are set to input mode and HSM_CSYNC and
VSM are set to 3-state. A reset also forces the I
2
C-bus
interface to abort any running bus transfer and sets it into
receive condition.
After reset, the state of the I/Os and other functions is
defined by the strapping pins until an I
2
C-bus access
redefines the corresponding registers; see Table 2.
Table 2
Strapping pins
7.2
Input formatter
The input formatter converts all accepted PD input data
formats, either RGB or Y-C
B
-C
R
, to a common internal
RGB or Y-C
B
-C
R
data stream.
When double-edge clocking is used, the data is internally
split into portions PPD1 and PPD2. The clock edge
assignment must be set according to the I
2
C-bus control
bits SLOT and EDGE for correct operation.
If Y-C
B
-C
R
is being applied as a 27 Mbyte/s data stream,
the output of the input formatter can be used directly to
feed the video encoder block.
The horizontal upscaling is supported via the input
formatter. According to the programming of the pixel clock
dividers (see Section 7.10), it will sample up the data
stream to 1
×
, 2
×
or 4
×
the input data rate. An optional
interpolation filter is available. The clock domain transition
is handled by a 4 entries wide FIFO which gets initialized
every field or explicitly at request. A bypass for the FIFO is
available, especially for high input data rates.
PIN
TIED
PRESET
FSVGC
LOW
NTSC M encoding, PIXCLK
fits to 640
×
480 graphics
input
HIGH PAL B/G encoding, PIXCLK
fits to 640
×
480 graphics
input
LOW
4 : 2 : 2 Y-C
B
-C
R
graphics
input (format 0)
HIGH 4 : 4 : 4 RGB graphics input
(format 3)
LOW
input demultiplex phase:
LSB = LOW
HIGH input demultiplex phase:
LSB = HIGH
LOW
input demultiplex phase:
MSB = LOW
HIGH input demultiplex phase:
MSB = HIGH
slave (FSVGC, VSVGC and
HSVGC are inputs, internal
colour bar is active)
HIGH master (FSVGC, VSVGC
and HSVGC are outputs)
VSVGC
CBO
HSVGC
TTXRQ_XCLKO2 LOW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7104H | GT 38C 38#12 PIN PLUG |
| SAA7105H | Digital video encoder |
| SAA7105H | Digital video encoder |
| SAA7108 | PC-CODEC |
| SAA7109 | PC-CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7105E/V1/G | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,518 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,557 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G-T | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/S1,518 | 功能描述:視頻 IC DIGITAL VIDEO ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。