- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385814 > SAA7325 (NXP Semiconductors N.V.) Digital servo processor and Compact Disc decoder with integrated DAC (CD10 II)(具有綜合數(shù)模轉(zhuǎn)換器（DAC）的數(shù)字伺服處理器和光盤(pán)譯碼器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7325 |
| 廠(chǎng)商： | NXP Semiconductors N.V. |
| 英文描述： | Digital servo processor and Compact Disc decoder with integrated DAC (CD10 II)(具有綜合數(shù)模轉(zhuǎn)換器（DAC）的數(shù)字伺服處理器和光盤(pán)譯碼器) |
| 中文描述： | 數(shù)字伺服處理器和光盤(pán)解碼器集成了援會(huì)（CD10型二）（具有綜合數(shù)模轉(zhuǎn)換器（DAC）的的數(shù)字伺服處理器和光盤(pán)譯碼器） |
| 文件頁(yè)數(shù)： | 13/68頁(yè) |
| 文件大?。?/td> | 281K |
| 代理商： | SAA7325 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
2000 Jun 26
13
Philips Semiconductors
Product specification
Digital servo processor and Compact Disc
decoder with integrated DAC (CD10 II)
SAA7325
7.5
Subcode data processing
7.5.1
Q-
CHANNEL PROCESSING
The 96-bit Q-channel word is accumulated in an internal
buffer. The last 16 bits are used internally to perform a
Cyclic Redundancy Check (CRC). If the data is good, the
SUBQREADY-I signal will go LOW. SUBQREADY-I can
bereadviatheSDAorSTATUSpins,selectedviadecoder
register 2. Good Q-channel data may be read from SDA.
7.5.2
EIAJ 3
AND
4-
WIRE SUBCODE
(CD
GRAPHICS
)
INTERFACES
Data from all the subcode channels (P-to-W) may be read
via the subcode interface, which conforms to EIAJ
CP-2401. The interface is enabled and configured as
either a 3 or 4-wire interface via decoder register F.
The subcode interface output formats are illustrated in
Fig.8, where the RCK signal is supplied by another device
such as a CD graphics decoder.
7.5.3
V4
SUBCODE INTERFACE
Dataofsubcodechannels,Q-to-W,maybereadviapin V4
if selected via decoder register D. The format is similar to
RS232 and is illustrated in Fig.9. The subcode sync word
is formed by a pause of 200
μ
s minimum. Each subcode
byte starts with a logic 1 followed by 7 bits (Q-to-W).
The gap between bytes is variable between
11.3 and 90
μ
s.
The subcode data is also available in the EBU output
(DOBM) in a similar format.
Fig.8 EIAJ subcode (C graphics) interface format.
handbook, full pagewidth
SBSY
SFSY
RCK
SUB
SFSY
RCK
SUB
SFSY
RCK
SUB
EIAJ 4-wire subcode interface
EIAJ 3-wire subcode interface
SF0
SF1
SF2
SF3
SF97
SF0
SF1
P-W
P-W
P-W
P-W
P-W
P-W
P
Q
R
S
T
U
V
W
MBG410
SF0
SF1
SF2
SF3
SF97
SF0
SF1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7326 | Digital servo processor and Compact Disc decoder with integrated DAC (CD10 II)(具有綜合數(shù)模轉(zhuǎn)換器（DAC）的數(shù)字伺服處理器和光盤(pán)譯碼器) |
| SAA7388GP | Error correction and host interface IC for CD-ROM ELM |
| SAA7388 | Error correction and host interface IC for CD-ROM ELM |
| SAA7392HL | Channel encoder/decoder CDR60 |
| SAA7392 | Channel encoder/decoder CDR60(通道編碼器/譯碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7325H | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC CD10 |
| SAA7326 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC CD10 |
| SAA7326H | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC CD10 |
| SAA7327 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC for video CD CD7 II |
| SAA7327H | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC for video CD CD7 II |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。