- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98076 > SAF-C164SV-2R25F (INFINEON TECHNOLOGIES AG) 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | SAF-C164SV-2R25F |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | PLASTIC, TQFP-64 |
| 文件頁(yè)數(shù)： | 46/65頁(yè) |
| 文件大?。?/td> | 932K |
| 代理商： | SAF-C164SV-2R25F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
C164SV
Data Sheet
46
V1.0, 2003-04
Preliminary
P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register
RSTCON under software control.
Table 11 associates the combinations of these three bits with the respective clock
generation mode.
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001B) the CPU clock is derived from
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
fCPU is half the frequency of fOSC and the high and low time of fCPU (i.e.
the duration of an individual TCL) is defined by the period of the input clock
fOSC.
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
fOSC for any TCL.
Phase Locked Loop
When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is
enabled and provides the CPU clock (see Table 11). The PLL multiplies the input
frequency by the factor F which is selected via the combination of bits RP0H.7-5 (i.e.
fCPU = fOSC × F). With every F’th transition of fOSC the PLL circuit synchronizes the CPU
clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock
frequency does not change abruptly.
Table 11
C164SV Clock Generation Modes
CLKCFG1)
(RP0H.7-5)
1) Please note that pin P0.15 (corresponding to RP0H.7) is inverted in emulation mode, and thus also in EHM.
CPU Frequency
fCPU = fOSC × F
External Clock
Input Range2)
2) The external clock input range refers to a CPU clock range of 10 … 25 MHz.
Notes
11 1
fOSC × 4
2.5 to 6.25 MHz
Default configuration
11 0
fOSC × 3
3.33 to 8.33 MHz
–
10 1
fOSC × 2
5 to 12.5 MHz
–
10 0
fOSC × 5
2 to 5 MHz
–
01 1
fOSC × 1
1 to 25 MHz
Direct drive3)
3) The maximum frequency depends on the duty cycle of the external clock signal.
01 0
fOSC × 1.5
6.66 to 16.66 MHz
–
00 1
fOSC / 2
2 to 50 MHz
CPU clock via prescaler
00 0
fOSC × 2.5
4 to 10 MHz
–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAK-C167CS-4R40M-BA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
| SAK-C167CS-4RC | 16-BIT, MROM, 33 MHz, MICROCONTROLLER, UUC146 |
| SAK-C167CS-LC | 16-BIT, MROM, 33 MHz, MICROCONTROLLER, UUC146 |
| SAL-C167CS-L33C | 16-BIT, MROM, 33 MHz, MICROCONTROLLER, UUC146 |
| SAK-C504-L40M | 8-BIT, 20 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAF-C164SV-2RF | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAFC165H | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:EMBEDDED C166 WITH USART IOM-2 AND HDLC SUPPORT |
| SAF-C165H-LF V1.3 | 功能描述:16位微控制器 - MCU IC COMM CTRLR RISC ROMLESS 36MHZ 3.3V RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| SAFC165H-LF V1.3TR | 制造商:Lantiq 功能描述: |
| SAFC165HLFV1.3 | 制造商:Lantiq 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。