參數(shù)資料
型號(hào): SAF7118
廠商: NXP Semiconductors N.V.
英文描述: Multistandard video decoder with adaptive comb filter and component video input
中文描述: 多標(biāo)準(zhǔn)視頻解碼器與自適應(yīng)梳狀濾波器和分量視頻輸入
文件頁(yè)數(shù): 3/173頁(yè)
文件大?。?/td> 950K
代理商: SAF7118
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
2004 Jul 22
3
Philips Semiconductors
Product speci
fi
cation
Multistandard video decoder with adaptive
comb
fi
lter and component video input
SAF7118
1
FEATURES
1.1
Video acquisition/clock
Up to sixteen analog CVBS, split as desired (all of the
CVBS inputs optionally can be used to convert e.g.
Vestigial Side Band (VSB) signals)
Up to eight analog Y + C inputs, split as desired
Up to four analog component inputs, with embedded or
separate sync, split as desired
Four on-chip anti-aliasing filters in front of the
Analog-to-Digital Converters (ADCs)
Automatic Clamp Control (ACC) for CVBS, Y and C
(or VSB) and component signals
Switchable white peak control
Four 9-bit low noise CMOS ADCs running at twice the
oversampling rate (27 MHz)
Fully programmable static gain or Automatic Gain
Control (AGC), matching to the particular signal
properties
On-chip line-locked clock generation in accordance with
“ITU 601”
Requires only one crystal (32.11 or 24.576 MHz) for all
standards
Horizontal and vertical sync detection.
1.2
Video decoder
Digital PLL for synchronization and clock generation
from all standards and non-standard video sources e.g.
consumer grade VTR
Automatic detection of any supported colour standard
Luminance and chrominance signal processing for
PAL B, G, D, H, I and N, combination PAL N, PAL M,
NTSC M, NTSC-Japan, NTSC 4.43 and SECAM
Adaptive 2/4-line comb filter for two dimensional
chrominance/luminance separation, also with VTR
signals
– Increasedluminanceandchrominancebandwidthfor
all PAL and NTSC standards
– Reduced cross colour and cross luminance artefacts
PAL delay line for correcting PAL phase errors
Brightness Contrast Saturation (BCS) adjustment,
separately for composite and baseband signals
User programmable sharpness control
Detection of copy-protected signals according to the
Macrovision
(1)
standard, indicating level of protection
Independent gain and offset adjustment for raw data
path.
1.3
Component video processing
RGB component inputs
Y-P
B
-P
R
component inputs
Fast blanking between CVBS and synchronous
component inputs
Digital RGB to Y-C
B
-C
R
matrix.
1.4
Video scaler
Horizontal and vertical downscaling and upscaling to
randomly sized windows
Horizontal and vertical scaling range: variable zoom to
1
64
(icon) (it should be noted that the H and V zoom are
restricted by the transfer data rates)
Anti-alias and accumulating filter for horizontal scaling
Vertical scaling with linear phase interpolation and
accumulating filter for anti-aliasing (6-bit phase
accuracy)
Horizontal phase correct up and downscaling for
improved signal quality of scaled data, especially for
compression and video phone applications, with 6-bit
phase accuracy (1.2 ns step width)
Two independent programming sets for scaler part, to
define two ‘ranges’ per field or sequences over frames
Fieldwise switching between decoder part and
expansion port (X port) input
Brightness, contrast and saturation controls for scaled
outputs.
1.5
Vertical Blanking Interval (VBI) data decoder
and slicer
Versatile VBI data decoder, slicer, clock regeneration
and byte synchronization e.g. for World Standard
Teletext(WST),NorthAmericanBroadcastTextSystem
(NABTS), closed caption, Wide Screen Signalling
(WSS), etc.
(1) Macrovision
is a registered trademark of the Macrovision
Corporation.
相關(guān)PDF資料
PDF描述
SAF7118EH Multistandard video decoder with adaptive comb filter and component video input
SAI-1011 Circular Connector; No. of Contacts:55; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No
SAM3270 Dual Color LED Lamp
SAM5270 Dual Color LED Lamp
SAM5280 Dual LED Lamp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF71-1808-05 制造商:FW Bell 功能描述:STANDARD AXIAL PROBE
SAF7118EH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multistandard video decoder with adaptive comb filter and component video input
SAF7118EH/V1/G 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7118EH/V1/G,518 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAF7118EH/V1/G,557 功能描述:視頻 IC 9BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel