參數(shù)資料
型號： SAH-XC2336A-72F80L
廠商： INFINEON TECHNOLOGIES AG
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP64
封裝： 0.50 MM PITCH, GREEN, PLASTIC, LQFP-64
文件頁數(shù)： 78/106頁
文件大?。?/td> 1607K
代理商： SAH-XC2336A-72F80L
XC2336A
XC2000 Family / Base Line
Electrical Parameters
Data Sheet
73
V2.1, 2011-07
Broken wire detection
delay against VAGND
2)
t
BWG CC
50
3)
Broken wire detection
delay against VAREF
t
BWR CC
50
4)
Conversion time for 8-bit
t
c8 CC
(11 + STC) x
t
ADCI
+ 2 x
t
SYS
Conversion time for 10-bit
t
c10 CC
(13 + STC) x
t
ADCI
+ 2 x
t
SYS
Total Unadjusted Error
|TUE|
CC
12
LSB
5)
Wakeup time from analog
powerdown, fast mode
t
WAF CC
4
μs
Wakeup time from analog
powerdown, slow mode
t
WAS CC
15
μs
Analog reference ground
V
AGND
SR
V
SS
- 0.05
1.5
V
Analog input voltage
range
V
AIN SR
V
AGND
V
AREF
V
6)
Analog reference voltage
V
AREF
SR
V
AGND
+ 1.0
V
DDPA
+ 0.05
V
1) These parameter values cover the complete operating range. Under relaxed operating conditions (room
temperature, nominal supply voltage) the typical values can be used for calculation.
2) This parameter includes the sample time (also the additional sample time specified by STC), the time to
determine the digital result and the time to load the result register with the conversion result. Values for the
basic clock
t
ADCI depend on programming.
3) The broken wire detection delay against
V
AGND is measured in numbers of consecutive precharge cycles at a
conversion rate of not more than 500 s. Result below 10% (66
H).
4) The broken wire detection delay against
V
AREF is measured in numbers of consecutive precharge cycles at a
conversion rate of not more than 10 s. This function is influenced by leakage current, in particular at high
temperature. Result above 80% (332
H).
5) TUE is tested at
V
AREF = VDDPA = 5.0 V, VAGND = 0 V. It is verified by design for all other voltages within the
defined voltage range. The specified TUE is valid only if the absolute sum of input overload currents on analog
port pins (see
I
OV specification) does not exceed 10 mA, and if VAREF and VAGND remain stable during the
measurement time.
6)
V
AIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in these
cases will be X000
H or X3FFH, respectively.
Table 18
ADC Parameters
(cont’d)
Parameter
Symbol
Values
Unit
Note /
Test Condition
Min.
Typ.
Max.
相關(guān)PDF資料
PDF描述
SAHF-EDU0201 510 MHz, HIGH PASS FILTER
SAK-XC164CB-32F40F 16-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
SAM100S-011-2 100 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SURFACE MOUNT
SAP-17401400 SINGLE MODE, SIMPLEX FC CONNECTOR
SAP-17402000 SINGLE MODE, SIMPLEX FC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAH-XC2336B-40F80L AA 功能描述:16位微控制器 - MCU 16 BIT FLASH C11 BCS RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
SAH-XC2361A-56F80L34 AA 制造商:Infineon Technologies AG 功能描述:INFSAHXC2361A56F80L34AA SP000473748_MCU_
SAH-XC2361B-40F66L AA 功能描述:16位微控制器 - MCU SnglChip MCU w/32Bit Perform Value RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
SAH-XC2361B-40F80L AA 功能描述:16位微控制器 - MCU SnglChip MCU w/32Bit Perform Value RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
SAI Y-4S M8-M8 制造商:Weidmuller 功能描述:SPLITTER PLUG TO 2X RCPT M8 制造商:Weidmuller 功能描述:SPLITTER, PLUG TO 2X RCPT, M8, 4 WAY 制造商:Weidmuller 功能描述:SPLITTER, PLUG TO 2X RCPT, M8, 4 WAY, No. of Ports:2, SVHC:No SVHC (20-Jun-2013)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*