參數(shù)資料
型號(hào): SC80C32EXXX-30SB
廠(chǎng)商: ATMEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
封裝: 0.600 INCH, SIDE BRAZED, DIP-40
文件頁(yè)數(shù): 25/109頁(yè)
文件大小: 10824K
代理商: SC80C32EXXX-30SB
270
7593L–AVR–09/12
AT90USB64/128
23.14.1
Overview
The Endpoint must be configured first.
The TXINI bit is set by hardware when the current bank becomes free. This triggers an interrupt
if the TXINE bit is set. The FIFOCON bit is set at the same time. The CPU writes into the FIFO
and clears the FIFOCON bit to allow the USB controller to send the data. If the IN Endpoint is
composed of multiple banks, this also switches to the next data bank. The TXINI and FIFOCON
bits are automatically updated by hardware regarding the status of the next bank.
TXINI shall always be cleared before clearing FIFOCON.
The RWAL bit always reflects the state of the current bank. This bit is set if the firmware can
write data to the bank, and cleared by hardware when the bank is full.
Figure 23-7. Example with 1 and 2 IN data bank.
23.14.2
Detailed description
The data are written by the CPU, following the next flow:
When the bank is empty, an endpoint interrupt (EPINTx) is triggered, if enabled (TXINE set)
and TXINI is set. The CPU can also poll TXINI or FIFOCON, depending the software
architecture choice
The CPU acknowledges the interrupt by clearing TXINI
The CPU can write the data into the current bank (write in UEDATX)
The CPU can free the bank by clearing FIFOCON when all the data are written, that is:
– after “N” write into UEDATX
– as soon as RWAL is cleared by hardware
IN
DATA
(bank 0)
ACK
TXINI
FIFOCON
HW
write data from CPU
BANK 0
Example with 2 IN data banks
SW
IN
DATA
(bank 0)
ACK
TXINI
FIFOCON
write data from CPU
BANK 0
SW
IN
DATA
(bank 1)
ACK
write data from CPU
BANK 0
write data from CPU
BANK 1
SW
HW
write data from CPU
BANK0
NAK
相關(guān)PDF資料
PDF描述
S80C32-25SHXXX:RD 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44
S80C52XXX-20:RD 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
S80C52XXX-36:RD 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
MC80C32E-30:D 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MR80C32E-20 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC80C451ACN64 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:8-Bit Microcontroller
SC80C451AGN64 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:8-Bit Microcontroller
SC80C451CCA68 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O
SC80C451CCN64 制造商:NXP Semiconductors 功能描述:
SC80C451CGA68 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, expanded I/O