- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372130 > SCN2651CC1N28 (NXP SEMICONDUCTORS) Programmable communications interface PCI PDF資料下載
參數(shù)資料
| 型號： | SCN2651CC1N28 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Programmable communications interface PCI |
| 中文描述： | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP28 |
| 封裝： | PLASTIC, DIP-28 |
| 文件頁數(shù)： | 7/15頁 |
| 文件大?。?/td> | 118K |
| 代理商： | SCN2651CC1N28 |
Philips Semiconductors
Product specification
SCN2651
Programmable communications interface (PCI)
1994 Apr 27
7
required number of accesses are made, the internal sequencer
recycles to point at the first register. The pointers are reset to SYN1
register and mode register 1 by a RESET input or by performing a
“read command register” operation, but are unaffected by any other
read or write operation.
The SCN2651 register formats are summarized in Tables 5, 6, 7 and
8. Mode registers 1 and 2 define the general operational
characteristics of the PCI, while the command register controls the
operation within this basic framework. The PCI indicates its status
in the status register. These registers are cleared when a RESET
input is applied.
Mode Register 1 (MR1)
Table 5 illustrates mode register 1. Bits MR11 and MR10 select the
communication format and baud rate multiplier. 00 specifies
synchronous mode and 1X multiplier. 1X, 16X, and 64X multipliers
are programmable for asynchronous format. However, the multiplier
in asynchronous format applies only if the external clock input option
is selected by MR24 or MR25.
MR13 and MR12 select a character length of 5, 6, 7, or 8 bits. The
character length does not include the parity bit, if programmed, and
does not include the start and stop bits in asynchronous mode.
MR14 controls parity generation. If enabled, a parity bit is added to
the transmitted character and the receiver performs a parity check
on incoming data. MR15 selects odd or even parity when parity is
enabled by MR14.
In asynchronous mode, MR17 and MR16 select character framing of
1, 1.5, or 2 stop bits. (If 1X baud rate is programmed, 1.5 stop bits
default to 1 stop bit on transmit.) In synchronous mode, MR17
controls the number of SYN characters used to establish
synchronization and for character fill when the transmitter is idle.
SYN1 alone is used if MR17 = 1, and SYN1–SYN2 is used when
MR17 = 0. If the transparent mode is specified by MR16,
DLE–SYN1 is used for character fill and SYN detect, but he normal
synchronization sequence is used. Also DLE stripping and DLE
detect (with MR14 = 0) are enabled.
Mode Register 2 (MR2)
Table 6 illustrates mode register 2. MR23, MR22, MR21, and MR20
control the frequency of the internal baud rate generator (BRG).
Sixteen rates are selectable. When driven by a 5.0688MHz input at
the BRCLK input (Pin 20), the BRG output has zero error except at
134.5 2000, and 19,200 baud, which have errors of +0.016%,
+0.235%, and +3.125% respectively.
Table 4. SCN2651 Register Addressing
CE
A
1
A
0
R/W
1
X
X
X
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
FUNCTION
3-State data bus
Read receive holding register
Write transmit holding register
Read status register
Write SYN1/SYN2/DLE registers
Read mode registers 1/2
Write mode registers 1/2
Read command register
0
1
1
1
Write command register
NOTE:
See AC Characteristics section for timing requirements.
MR25 and MR24 select either the BRG or the external inputs TxC
and RxC as the clock source for the transmitter and receiver,
respectively. If the BRG clock is selected, the baud rate factor in
asynchronous mode is 16X regardless of the factor selected by
MR11 and MR10. In addition, the corresponding clock pin provides
an output at 1X the baud rate.
LOAD
MODE REGISTER 1
LOAD
MODE REGISTER 2
SYNCHRONOUS
LOAD
SYN 1 REGISTER
DOUBLE
SYNC
LOAD
SYN 2 REGISTER
TRANSPARENT
MODE
LOAD
DLE REGISTER
INITIAL RESET
N
Y
Y
N
N
Y
TRANSPARENT
MODE
Y
N
LOAD
COMMAND REGISTER
OPERATE
RECONFIGURE
N
Y
DISABLE
RCVR AND XMTR
NOTE:
SYN1 Register must be written
before SYN2 can be written, and
SYN2 before DLE can be written.
NOTE:
Mode Register 1 must be written
before 2 can be written. Mode Register 2
need not be programmed if external
clocks are used.
SD00051
Figure 1. SCN2651 Initialization Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCN2652 | Multi-protocol communications controller MPCC |
| SCN2652AC2A44 | NT Series Toggle Switch, 1 pole, 3 position, Solder terminal, Locking Lever |
| SCN2652AC2N40 | Multi-protocol communications controller MPCC |
| SCN68652 | Multi-protocol communications controller MPCC |
| SCN68652AC2A44 | Multi-protocol communications controller MPCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCN2652 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-protocol communications controller MPCC |
| SCN2652AC1I40 | 制造商:North American Philips Discrete Products Div 功能描述:COMMUNICATIONS INTERFACE, 40 Pin, Ceramic, DIP |
| SCN2652AC1N40 | 制造商:North American Philips Discrete Products Div 功能描述:COMMUNICATIONS INTERFACE, 40 Pin, Plastic, DIP 制造商:NXP Semiconductors 功能描述:COMMUNICATIONS INTERFACE, 40 Pin, Plastic, DIP |
| SCN2652AC2A44 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-protocol communications controller MPCC |
| SCN2652AC2F40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-protocol communications controller MPCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。