- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372130 > SCN68681C1N40 (NXP SEMICONDUCTORS) Dual asynchronous receiver/transmitter DUART PDF資料下載
參數(shù)資料
| 型號(hào)： | SCN68681C1N40 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Dual asynchronous receiver/transmitter DUART |
| 中文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 |
| 文件頁數(shù)： | 18/28頁 |
| 文件大?。?/td> | 187K |
| 代理商： | SCN68681C1N40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Philips Semiconductors
Product specification
SCN68681
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
18
In the counter mode
, the C/T counts down the number of pulses
loaded into CTUR and CTLR by the CPU. Counting begins upon
receipt of a start counter command. Upon reaching terminal count
0000
16
, the counter ready interrupt bit (ISR[3]) is set. The counter
continues counting past the terminal count until stopped by the CPU.
If OP3 is programmed to be the output of the C/T, the output
remains High until terminal count is reached, at which time it goes
Low. The output returns to the High state and ISR[3] is cleared
when the counter is stopped by a stop counter command. The
CPU may change the values of CTUR and CTLR at any time, but
the new count becomes effective only on the next start counter
commands. If new values have not been loaded, the previous count
values are preserved and used for the next count cycle
In the counter mode, the current value of the upper and lower 8 bits
of the counter (CTU, CTL) may be read by the CPU. It is
recommended that the counter be stopped when reading to prevent
potential problems which may occur if a carry from the lower 8 bits
to the upper 8 bits occurs between the times that both halves of the
counter are read. However, note that a subsequent start counter
command will cause the counter to begin a new count cycle using
the values in CTUR and CTLR.
IVR – Interrupt Vector Register
This register contains the interrupt vector. The register is initialized
to H‘0F’ by RESET. The contents of the register are placed on the
data bus when the DUART responds to a valid interrupt
acknowledge cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCN68681E1A44 | Dual asynchronous receiver/transmitter DUART |
| SCN68681 | Dual universal asynchronous receiver/transmitter (DUART）(雙通用異步接收器/傳送器) |
| SCN68681E1F40 | Dual asynchronous receiver/transmitter DUART |
| SCN68681E1N40 | Dual asynchronous receiver/transmitter DUART |
| SCN68681C1A44 | RES 16K OHM 1/16W 0.1% 0402 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCN68681E1A44 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter DUART |
| SCN68681E1F40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter DUART |
| SCN68681E1N40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter DUART |
| SCN-800 | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:800W Single Output With Parallel Function |
| SCN-800-12 | 制造商:ASTRODYNE 制造商全稱:Astrodyne Corporation 功能描述:800W With Parallel Function |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。