- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192783 > SD-14622FX-892W (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 PDF資料下載
參數(shù)資料
| 型號(hào)： | SD-14622FX-892W |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 |
| 封裝： | CERAMIC, FP-54 |
| 文件頁(yè)數(shù)： | 4/5頁(yè) |
| 文件大?。?/td> | 122K |
| 代理商： | SD-14622FX-892W |
4
;;
;
100 ns MAX
EM OR EL
150 ns MAX
DATA
VALID
HIGH Z
;;
;;;
DATA
VALID
500 ns max
INHIBIT
FIGURE 2. CONNECTIONS FOR VOLTAGE
TRANSIENT SUPPRESSORS
FIGURE 4. ENABLE TIMING
FIGURE 3. INHIBIT TIMING
RH
RL
115 V
REF.
INPUT
CR1
CR3
CR2
FOR 90 V SYNCHRO INPUTS
90 V
SYNCHRO
INPUT
S1
HYBRID
S3
S2
CR1, CR2, AND CR3 ARE 1.5kE170CA, BIPOLAR TRANSIENT
VOLTAGE SUPRESSORS OR EQUIVALENT.
CR4 IS A 1.5kE200C.
S1
S3
S2
CR4
monitors the internal loop error and, when it exceeds approximate-
ly ±100 LSBs, will set the line to a logic 0. This condition will occur
during a large-step input and will reset to a logic 1 after the con-
verter settles out. (The BIT is filtered with a 500 s delay.) BIT will
set for an overvelocity condition because the converter loop can not
maintain input/output sync. For the “S” option only, this output will
be active low for a LOR (Loss-Of-Reference) fault condition.
NO FALSE 180° HANGUP
The converter is designed to eliminate a “false 180° reading” dur-
ing instantaneous 180° step changes. This condition most often
occurs when the input is “electronically switched” from a digital-
to-synchro converter. If the “MSB” (or 180° bit) is “toggled” on
and off, a converter without the “false 180° hangup” feature may
fail to respond. The condition is artificial, as a “real” synchro or
resolver cannot change its output 180° instantaneously. The con-
dition is most often noticed during wraparound verification tests,
simulations, or troubleshooting.
SYNTHESIZED REFERENCE
The synthesized reference section (“S” option) eliminates errors
due to phase shift between the reference and signal inputs.
Quadrature voltages in a resolver or synchro are by definition the
resulting 90° fundamental signal in the nulled out error voltage
(e) in the converter. Due to the inductive nature of synchros and
resolvers, their output signals lead the reference input signal (RH
and RL). When an uncompensated reference signal is used to
demodulate the control transformer’s output, quadrature voltages
are not completely eliminated. As shown in FIGURE 1, the con-
verter synthesizes its own internal reference signal based on the
SIN and COS signal inputs. Therefore, the phase of the synthe-
sized (internal) reference is determined by the signal input, result-
ing in reduced quadrature errors. The synthesized reference cir-
cuit also eliminates the 180 degree false error null hang up.
INTERFACING
SOLID-STATE BUFFER PROTECTION - TRANSIENT
VOLTAGE SUPPRESSION
The solid-state signal and reference inputs are true differential
inputs with high AC and DC common rejection, so most applica-
tions will not require units with isolation transformers. Input imped-
ance is maintained with power off. The recurrent AC peak + DC
common-mode voltage should not exceed the values in TABLE 1.
The 90 V line-to-line systems may have voltage transients which
exceed the 300 V specification listed in TABLE 1. These tran-
sients can destroy the thin-film input resistor network in the
hybrid. Therefore, 90 V L-L solid-state input modules may be
protected by installing voltage suppressors (See FIGURE 2).
Voltage transients are likely to occur whenever a synchro is
switched on and off. For instance, a 1000 V transient can be gen-
erated when the primary of a CX or TX input is opened.
INHIBIT AND ENABLE TIMING
The Inhibit (INH) signal is used to freeze the digital output angle
in the transparent output data latch while the data is being trans-
ferred. Application of an inhibit signal does not interfere with the
continuous tracking of the converter. As shown in FIGURE 3,
angular output data is valid 500 nanoseconds (maximum) after
the application of the low-going Inhibit pulse.
Output angle data is enabled onto the tri-state data bus in four
bytes. This Enable MSB (EM-A or EM-B) is used for the most sig-
nificant 8 bits and Enable LSB (EL-A or EL-B) is used for the
least significant bits. As shown in FIGURE 4, output data is valid
150 nanoseconds (maximum) after the application of a low-going
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SD-14623FS-862S | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 |
| SD-14623FS-875Q | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 |
| SD-14620FX-534W | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 |
| SD-14620FX-542K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA54 |
| SD-14624DX-534S | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CQIP54 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SD1463 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS VHF/UHF APPLICATIONS |
| SD1468 | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:RF AND MICROWAVE TRANSISTORS WIDEBAND VHF-UHF CLASS C |
| SD14-680 | 制造商:COOPER BUSSMANN 功能描述:Inductor Power Shielded Wirewound 68uH 20% 100KHz Ferrite 474mA 1.11Ohm DCR 2020 T/R 制造商:COOPER BUSSMANN 功能描述:Ind Power Shielded Wirewound 68uH 20% 100KHz Ferrite 474mA 2020 T/R |
| SD14-680-R | 功能描述:固定電感器 68uH 0.449A 1.11ohms RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| SD14-681 | 制造商:COOPER BUSSMANN 功能描述:Inductor Power Shielded Wirewound 680uH 20% 100KHz Ferrite 156mA 10.3Ohm DCR 2020 T/R 制造商:COOPER BUSSMANN 功能描述:Ind Power Shielded Wirewound 680uH 20% 100KHz Ferrite 156mA 2020 T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。