2
TABLE 1. SD-14620 SERIES SPECIFICATIONS (EACH CHANNEL)
These specs apply over the rated power supply, temperature, and refer-
ence frequency ranges; 10% signal amplitude variation, and 10% har-
monic distortion.
PARAMETER
UNIT
VALUE
RESOLUTION
Bits
programmable 10, 12, 14, or 16
ACCURACY
Min
±1, ±2 or ±4, + 1 LSB (see TABLE 5)
REPEATABILITY
LSB
1 max.
REFERENCE INPUT
Type
DIFFERENTIAL LINEARITY
LSB
(RH, RL)
Each Channel
differential
1 max.
SD-14620
Voltage Range
Frequency
Input Impedance
single ended
differential
Common-Mode Range
SD-14620XS
Voltage Range
Frequency
Input Impedance
single ended
differential
Common-Mode Range
±Sig/Ref Phase Shift
Vrms
Hz
Ohm
Vpeak
Vrms
Hz
Ohm
Vpeak
deg.
2 & 11.8 V UNITS
2-35
360 - 5K
60K
120K
50,
100 transient
2-35
1K - 5K
40K
80K
50,
100 transient
45 max
90 V UNIT
10-130
60 (47-5K)
400 (360-5K)
270K min.
540K min.
200,
300 transient
—
SIGNAL INPUT
CHARACTERISTICS
90 V Synchro Input (L-L)
Zin line-to-line
Zin line-to-ground
Common-Mode Voltage
11.8 V Synchro Input (L-L)
Zin line-to-line
Zin line-to-ground
Common-Mode Voltage
11.8 V Resolver Input (L-L)
Zin line-to-line
Zin line-to-ground
Common-Mode Voltage
2 V Direct Input (L-L)
Voltage Range
Max. Voltage w/o Damage
Input Impedance
2 V Resolver Input (L-L)
Zin single ended
Zin differential
Common-Mode Voltage
Ohm
V
Ohm
V
Ohm
V
Vrms
V
Ohm
V
123K
80K
180 max.
52K
34K
30 max.
(same for “S” option)
140K
70K
30 max.
2 nom, 2.3 max.
25 cont, 100 pk transient
20 M || 10 pF min.
(“S” option only)
11K
22K
4.9 max.
TABLE 1. SD-14620 SERIES SPECIFICATIONS (CONTINUED)
PARAMETER
UNIT
VALUE
DIGITAL INPUT/OUTPUT
INPUTS (continued)
Each Channel
Resolution Control
Inhibit (lNH) (common)
Enable Bits 1 to 8 (EM)
Enable Bits 9 to 16 (EL)
OUTPUTS
Parallel Data
Each Channel
Built-In-Test
Drive Capability
bits
TTL
CMOS
Each Channel
See TABLE 2.
Logic 0 inhibits; Data
stable within 0.5 s
Logic 0 enables; Data stable
within 150 ns
Logic 1 = High Impedance
Data High Z within 100 ns
Common to all Channels
16 parallel lines; 2 bytes nat-
ural binary angle, positive
logic. (see TABLE 3)
Each Channel
Logic 0 = BIT condition.
~ ± 100 LSBs of error with a
filter of 500 s for LOS.
(LOS and LOR for “S” option)
50 pF +
Logic 0; 1 TTL load, 1.6 mA
at 0.4 V max
Logic 1; 10 TTL loads,
-0.4 mA at 2.8 V min
Logic 0; 100mV max.
Logic 1; +5 V supply minus
100 mV min.
VELOCITY CHARACTERISTICS
(see Note 1)
Polarity
Voltage Range (Full Scale)
Scale Factor
Scale Factor TC
Reversal Error
Linearity
Linearity (90 V/60 Hz)
Zero Offset
Zero Offset TC
Load
Noise
±V
±%
ppm/°C
±%
mV
V/°C
KOhm
(Vp/V)%
Each Channel
Positive for increasing angle
4.0 typ.
3.5 min.
10 typ.
20 max.
100 typ.
200 max.
1 typ.
2 max.
0.5 typ.
1 max.
2 typ.
3 max.
5 typ.
10 max.
15 typ.
30 max.
0.125 min.
2 max.
1 typ.
POWER SUPPLIES
Nominal Voltage
Voltage Tolerance
Max. Voltage w/o Damage
Current
V
%
V
mA
+5
±5
+7
60 typ.
70 max.
DC ERROR (E)
V
-1.25 per +1 LSB error
filtered (±3 LSB range).
TEMPERATURE RANGE
Operating
-30X
-20X
-10X
Storage
°C
0 to +70
-40 to +85
-55 to +125
-65 to +150
PHYSICAL
CHARACTERISTICS
Size
Weight
1.50 x 0.78 x 0.21
(36.75 x 19.81 x 5.33)
0.66
(18.71)
in
(mm)
oz
(g)
DIGITAL INPUT/OUTPUT
Logic Type
INPUTS
TTL/CMOS compatible
Logic 0 = 0.8 V max.
Logic 1 = 2.0 V min.
Loading (per channel) =10 A
max P.U. current source to
+5 V || 5 pF max.
CMOS transient protected.
NOTES:
1. Refer to TABLE 4 for full-scale tracking rate.