- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385836 > SDA9206 (SIEMENS A G) ADC with Built in Antialiasing filter and Clock generation UnitS PDF資料下載
參數(shù)資料
| 型號： | SDA9206 |
| 廠商： | SIEMENS A G |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | ADC with Built in Antialiasing filter and Clock generation UnitS |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, MQFP-64 |
| 文件頁數(shù)： | 25/54頁 |
| 文件大?。?/td> | 255K |
| 代理商： | SDA9206 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
SDA 9206
Semiconductor Group
25
1999-02-10
2.3.3
The clock sync generator supplies the following pulses:
HS
VS
BLN
Two clamping pulses H1 and H2. H2 is also the internal clamping pulse of
the YUV-ADCs.
The HS pulse is 16 13.5 MHz clock periods long and can be shifted by the
I
2
C-Bus in
increments of four 13.5 MHz clock periods.
For the VS pulse refer to vertical noise suppression.
With the BLN pulse the start time (high-to-low edge) and the stop time (low-to-high
edge) can be set within a certain range of lines in increments of 13.5 MHz clock
periods by
I
2
C Bus. The timing of BLN does not change during
the field blanking interval.
During the BLN pulse the Y-U-V output data are set to their clamping level.
For pulse H1 the start time (low-to-high edge) and stop time can be set in increments
of two 13.5 MHz clock periods.
For pulse H2 the start time (low-to-high edge) and stop time can be set in increments
of 13.5 MHz clock periods.
The timing of the BLN, H1, H2, VS and HS pulses can be set by the costumer using the
specified
I
2
C-Bus bits.
Figure 9
shows the ranges of those settings.
Pulse Generation
Figure 16
I
2
C-Bus Programming Areas of Horizontal-Frequency Pulses
BURST
Reference Time
approx. 2.6 s
(-35.22 s ... 28.42 s)
approx. 1.2 s
H1OF (-28.27 s ... 9.47 s)
H1ON (-28.27 s ... 9.47 s)
H2ON (-4.67 s ... 14.21 s)
H2OF (-4.67 s ... 14.21 s)
BON (-8.89 s ... 9.99 s)
BOF (0.59 s ... 19.46 s)
UET10465
SYNC
HS
H1
H2
BLN
HSON
All times are given in relation to the Reference Time!
All times are only valid for 2FH = 0. If 2FH = 1 all times have to be divided by two!
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9270 | ICs for Consumer Electronics |
| SDA9290-6 | Picture Processor |
| SDR3005MTX | 30A 80nsec 400 to 600 V Ultrafast Rectifier |
| SDR3005MTXV | 30A 80nsec 400 to 600 V Ultrafast Rectifier |
| SDR3005ZS | 30A 80nsec 400 to 600 V Ultrafast Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9220-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Sync Controller III |
| SDA9251-2X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:868352-Bit Dynamic Sequential Access Memory for Television Applications (TV-SAM) |
| SDA9253 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) |
| SDA9254-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter |
| SDA9255 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。