參數(shù)資料
型號： SDA9290-6
廠商： SIEMENS A G
元件分類： 消費家電
英文描述： Picture Processor
中文描述： SPECIALTY CONSUMER CIRCUIT, PQCC68
文件頁數(shù)： 2/28頁
文件大?。?/td> 239K
代理商： SDA9290-6
SDA 9290-6
Semiconductor Group
2
1997-07-22
The necessary decimation and interpolation operations are activated automatically
when the format is set. Together with a corresponding Memory Sync Controller
(SDA 9220) it enables functions like multi-picture, tuner scanning, picture-in-still and
still-in-picture. The different modes can be activated by a microcontroller on the
I
2
C-Bus
interface (slave receiver). The
I
2
C-Bus address for accessing the device is
Circuit Description
The core of the picture processor (
see block diagram
) is formed of the Image-lmproving
Processor (IIP) and the Multi-Picture Processor (MPP). The IIP is responsible for noise
and cross-color reduction, while the MPP together with the new Memory Sync Controller
implements the functions multi-picture, tuner scanning, picture-in-still and still-in-picture.
Image-lmproving Processor
The signal inputs Yl0-YI7 and UVI0-UVI7 and the back-channel signal inputs YB0-YB7
and UVB0-UVB7 picture data with 12 bits in quasi-parallel format (4:1:1) and with 16 bits
in parallel format (4:2:2). The clock rate for both signals is 13.5 MHz. For signal
processing in the IIP and MPP the chrominance bit levels have to be separated in the
case of the quasi parallel format by demultiplexers DEMUXS and DEMUXR, these being
largely identical in design.
A reduction in video noise is achieved by correlating the picture contents of two
successive fields, the non-correlated components (noise) being attenuated by the digital
filter. To achieve this, the instantaneous digital picture signal on the outputs of the
demultiplexer DEMUXS and the picture signal delayed by a field interval on the outputs
of the back-channel demultiplexer DEMUXR are fed to the IIP and combined.
The signal-to-noise ratio (
S/N
) unit detects the noise components of the input signals and
the movement detector uses this information to select an appropriate set of parameters
with filter coefficients and thresholds for the comparators. For this purpose the
luminance signal is assigned to one of three classes according to its
S/N
ratio, with each
class defining a different degree of maximum noise reduction. The limits between the
middle class and the upper and lower classes can be programmed by the
I
2
C-Bus
registers R1 and R2 with the values for the thresholds SU and SL. When the picture
signals come from a video cassette recorder, the adaptation on the
S/N
ratio of the input
signal should be disabled by
I
2
L-Bus register R0, VCR bit D2.
Measurement of the signal-to-noise ratio in the automatic mode has been advanced
from line 6 to line 4 in order to avoid conflicts with future text and data services.
The degree of noise reduction for the luminance and chrominance signals can be varied
between 0 dB and 12 dB by selecting the appropriate filter coefficients.
0
0
1
0
1
0
1
0
相關PDF資料
PDF描述
SDR3005MTX 30A 80nsec 400 to 600 V Ultrafast Rectifier
SDR3005MTXV 30A 80nsec 400 to 600 V Ultrafast Rectifier
SDR3005ZS 30A 80nsec 400 to 600 V Ultrafast Rectifier
SDR3005ZTX 30A 80nsec 400 to 600 V Ultrafast Rectifier
SDR3005ZTXV 30A 80nsec 400 to 600 V Ultrafast Rectifier
相關代理商/技術參數(shù)
參數(shù)描述
SDA9361 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller
SDA9362 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller
SDA9380 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:EDDC MEGAVISION IC set to support single chip back end solutions for SDTV up to HDTV CRTs
SDA9380-B21 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:EDDC Enhanced Deflection Controller and RGB Processor
SDA9388X 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Single-Chip Picture in Picture IC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*