參數(shù)資料
型號: SDC-14585-405Q
廠商: DATA DEVICE CORP
元件分類: 位置變換器
英文描述: SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
封裝: DDIP-36
文件頁數(shù): 2/18頁
文件大?。?/td> 202K
代理商: SDC-14585-405Q
10
Data Device Corporation
www.ddc-web.com
SDC-14580
H-05/04-0
change until CB returns to logic 0; if INH is applied during CB,
the latch will not lock until the CB pulse is over. The purpose of
the 50 ns delay is to prevent a race condition between CB and
INH where the up-down counter begins to change as an INH is
applied.
An INH input, regardless of its duration, does not affect the con-
verter update. A simple method of interfacing to a computer
asynchronous to CB is: (1) Apply lNH; (2) Wait 0.5 s min; (3)
Transfer the data; (4) Release INH.
A logic 1 for the lNH enables the output data to be updated. The
time it takes for INH to go to a logic 1 should be 100 ns minimum
before valid data is transferred. To allow the update of the output
data with valid information the INH must remain at a logic 1 for 1
s minimum (see FIGURE 12).
DATA TRANSFERS
Digital output data from the SDC-14580 can be transferred to 8-
bit and 16-bit bus systems. For 8-bit systems, the MSB and LSB
bytes are transferred sequentially. For 16-bit systems all bits are
transferred at the same time.
Data Transfer To 8-Bit Bus
FIGURES 13 and 14 show the connections and timing for trans-
ferring data from the SDC-14580 to an 8-bit bus.
As can be seen by the timing diagram the following occurs:
1. The converter INH control is applied and must remain low for
a minimum of 500 ns before valid data is transferred.
2. EM is set to a low state (logic 0) 150 ns MIN after INH goes
low and must remain low for a minimum of 150 ns before the
MSB data (1-8) is valid and transferred.
3. As EM is set to a high state (logic 1), EL is brought low for 150
ns MIN before the LSB data is valid and transferred.
4. EL should go high (to logic 1) at least 100 ns MAX before
another device uses the bus.
5. INH goes high and data transfer is done and the data refresh
cycle can begin. Note the time it takes for INH to go to a logic
1 should be 100 ns minimum before valid data is transferred.
Note: For further understanding refer to the beginning of this section (i.e., Digital
Interface, Digital Angle Outputs, Digital Angle Output Timing, and Inhibit).
16-Bit Data Transfer
Data transfer to the 16-bit bus is much simpler than the 8-bit bus.
FIGURES 15 and 16 show the connections and timing for trans-
ferring data from the SDC-14580 to a 16-bit bus.
As can be seen by the timing diagram (FIGURE 16) the follow-
ing occurs:
1. The converter INH control is applied and must remain low for
a minimum of 500 ns before valid data is transferred.
2. EM and EL are set to a low state (logic 0) 150 ns MIN after
INH goes low and must remain low for a minimum of 150 ns
before the data (1-16) is valid and transferred.
3. EM and EL should go high (to logic 1) at least 100 ns MAX
before another device uses the bus.
4. INH goes high and data transfer is done and the data refresh
cycle can begin. Note the time it takes for INH to go to a logic
1 should be 100 ns minimum before valid data is transferred.
Note: For further understanding refer to the beginning of this section (i.e., Digital
Interface, Digital Angle Outputs, Digital Angle Output Timing, and Inhibit).
INTERFACING - ANALOG OUTPUTS
The analog outputs are AC error (e), Internal DC Reference
Voltage, and Velocity (VEL).
AC ERROR (e, PIN 27)
AC Error Out (e) is used in CT mode. The AC error is propor-
tional to the difference between the input angle
θ and the digital
input angle
φ, (θ - φ), with a scaling of:
50 mV rms/LSB (10-bit mode)
25 mV rms/LSB (12-bit mode)
12.5 mV rms/LSB (14-bit mode)
6.3 mV rms/LSB (16-bit mode)
TABLE 5. VELOCITY CHARACTERISTICS
PARAMETER
UNITS
TYP
MAX
Polarity
Output Voltage
Voltage Scaling
Scale Factor
Scale Factor TC
Reversal Error
Reversal Error TC
Linearity
Linearity TC
Zero Offset
Zero Offset TC
Load
V
RPS/V
%
PPM/°C
%
PPM/°C
% output
PPM/°C
mV
V/°C
kOhms
±13
5
100
1
25
1
25
15
25
±10 min
10
200
2
50
2
50
40
50
3 min
TABLE 6. VOLTAGE SCALING RESOLUTION
(VALUES IN RPS/VOLT)
10 BIT
12 BIT
14 BIT
16 BIT
80
20
5
1.25
Note: If the resolution is changed while the input is changing, then the
velocity output voltage and the digital output will have a transient
until it settles to the new velocity scaling at a speed determined
by the bandwidth. If additional information is required, consult
the factory.
Positive for increasing angle
See voltage scaling TABLE 6
相關(guān)PDF資料
PDF描述
SDC-14585-432L SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
SDC-14585-435Y SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
SDC-14565-342Z SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
SDC-14565-345W SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
SD-14595D3-855Q SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDC15 制造商:Semtech Corporation 功能描述:DIODE TVS DUAL BIDIR 12V SOT-23 制造商:Semtech Corporation 功能描述:DIODE, TVS, DUAL, BIDIR, 12V, SOT-23 制造商:Semtech Corporation 功能描述:DIODE, TVS, DUAL, BIDIR, 12V, SOT-23; Clamping Voltage Vc Max:21.2V; Diode Case Style:SOT-23; No. of Pins:3 ;RoHS Compliant: Yes
SDC15.TC 制造商:Semtech Corporation 功能描述:ESD Suppressor TVS ±15KV 3-Pin SOT-23 T/R
SDC15.TCT 功能描述:IC TVS BI-DIR 12V 300W SOT-23 RoHS:是 類別:過電壓,電流,溫度裝置 >> TVS - 二極管 系列:- 產(chǎn)品目錄繪圖:SMB 600 Watt Top SMB 600 Watt Side 1 SMB 600 Watt Side 2 標(biāo)準(zhǔn)包裝:10 系列:- 電壓 - 反向隔離(標(biāo)準(zhǔn)值):25.6V 電壓 - 擊穿:28.5V 功率(瓦特):600W 電極標(biāo)記:單向 安裝類型:表面貼裝 封裝/外殼:DO-214AA,SMB 供應(yīng)商設(shè)備封裝:SMB 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:2386 (CN2011-ZH PDF) 其它名稱:P6SMB30AT3GOSCT
SDC15.TCT-CUT TAPE 制造商:SEMTECH 功能描述:SDC Series 21.2 V 120 pF Uni-Directional Surface Mount TVS Diode Array - SOT-23
SDC15_04 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:TVS Diode Array for ESD Protection of 12V Data and Power Lines