3
Data Device Corporation
www.ddc-web.com
SDC-14610/15 Series
TABLE 1. SDC-14610/15 SPECIFICATIONS
These specs apply over the rated power supply, temperature, and reference fre-
quency ranges; 10% signal amplitude variation, and 10% harmonic distortion.
(Values are for each channel unless stated otherwise.)
PARAMETER
UNIT
VALUE
RESOLUTION
Bits
14
16
ACCURACY
Min
4 +1 LSB
2 or 4 +1 LSB
1 +1 LSB (“S” only*)
REPEATABILITY
LSB
1 max
DIFFERENTIAL LINEARITY
LSB
1 max
REFERENCE INPUT
Type
Voltage Range
Frequency
Input Impedance
single ended
differential
Common Mode Range
Option “S”
Voltage Range
Frequency
Input Impedance
single ended
differential
Common Mode Range
±Sig/Ref Phase Shift
Vrms
Hz
Ohm
Vpeak
Vrms
Hz
Ohm
Vpeak
deg.
2 & 11.8 V UNITS
2-35
360-5000
60k
120k
50,100 transient
2-35
1k-5k
40k
80k
50,100 transient
45 max
90 V UNIT
10-130
see note **
270k min
540k min
200,
300 transient
—
SIGNAL INPUT
CHARACTERISTICS
90 V Synchro Input (L-L)
Zin line-to-line
Zin line-to-ground
Common Mode Voltage
11.8 V Synchro Input (L-L)
Zin line-to-line
Zin line-to-ground
Common Mode Voltage
11.8 V Resolver Input (L-L)
Zin line-to-line
Zin line-to-ground
Common Mode Voltage
2 V Direct Input (L-L)
Voltage Range
Max Voltage No Damage
Input Impedance
2 V Resolver Input (L-L)
Zin single ended
Zin differential
Common Mode Voltage
Ohm
V
Ohm
V
Ohm
V
Vrms
V
Ohm
V
EACH CHANNEL
(Not Available on “S” option)
123k
80k
180 max
(Not Available on “S” option)
52k
34k
30 max
140k
70k
30 max
(Not Available on “S” option)
2 nom, 2.3 max
25 cont, 100 pk transient
20 M//10 pF min
(“S” option only)
11k
22k
4.9 max
DIGITAL INPUT/OUTPUT
Logic Type
Inputs
Inhibit (lNH)(common)
Enable Bits 1 to 8 (EM)
Enable Bits 9 to 14(16) (EL)
Notes:
* Applies to “S” Option only
** 47 - 5k for 90 V, 60 Hz; 360 - 5k for 90 V, 400 Hz
TABLE 1. SDC 14610/15 SPECIFICATIONS (CONT.)
PARAMETER
UNIT
VALUE
DIGITAL INPUT/OUTPUT
(Cont.)
OUTPUTS
Parallel Data [1-14(16)]
Built-In-Test (BIT)
(Optional)
Drive Capability
bits
TTL
CMOS
DYNAMIC
CHARACTERISTICS
Each Channel
Input Frequency
Bandwidth(Closed Loop)
Ka
A1
A2
A
B
Resolution
Tracking Rate
typical
minimum
Acceleration (1 LSB lag)
Settling Time (179° step
max)
Hz
1/s2
1/s
bits
rps
deg/s2
msec
Device Type
60 HZ
400 HZ
47-5 k
15
830
0.17
5k
29
14.5
VELOCITY
CHARACTERISTICS
Polarity
Voltage Range(Full Scale)
Voltage Scaling
Scale Factor
Scale Factor TC
Reversal Error
Linearity
Zero Offset
Zero Offset TC
Load
Noise
±V
rps/FS
±%
ppm/°C
±%
mV
V/°C
kOhm
(Vp/V)%
EACH CHANNEL
Positive for increasing angle
4.5 typ, 4 min
10
10 typ
20 max
100 typ
200 max
1 typ
2 max
0.5 typ
1 max
5 typ
10 max
15 typ
30 max
20 max
1 typ
2 max
POWER SUPPLIES
Nominal Voltage
Voltage Range
Max Volt. w/o Damage
Current (Ea.)
V
±%
V
mA
TOTAL DEVICE
+5
-5
510
+7
-7
36 typ, 51 max
TEMPERATURE RANGE
Operating
-30X
-10X
Storage
°C
0 to +70
-55 to +125
-65 to +150
PHYSICAL
CHARACTERISTICS
Size
Weight
1.70 x 0.78 x 0.21
(43.2 x 19.8 x 5.3)
0.66(18.7)
in
(mm)
oz(g)
Logic 1 = High Impedance
Data High Z within 100 ns
Common To All Channels
8 parallel lines; 2 bytes natural
binary angle, positive logic
Logic 0 = BIT condition
±100 LSBs of error with a filter
of 500 s or LOS / (LOR-”S” only)
EACH CHANNEL
50 pF +
Logic 0; 1 TTL load, 1.6 mA at
0.4 V max
Logic 1; 10 TTL loads, -0.4 mA
at 2.8 V min
Logic 0; 100 mV max driving
Logic 1; +5 V supply minus
100 mV min driving
TTL/CMOS compatible
Logic 0 = 0.8 V max
Logic 1 = 2.0 V min
Loading (per channel) =10 a
max P.U. current source to
+5 V //5 pF max
CMOS transient protected
EACH CHANNEL
Logic 0 inhibits; Data
stable within 0.5 s
Logic 0 enables; Data stable
within 150 ns
(+REF, -REF ),
COMMON TO ALL CHANNELS
DIFFERENTIAL
14
1.25
1
18
1100
16
0.31
0.25
4.5
2500
360-5 k
103
53k
1.33
40k
230
115
14
10
8
1160
140
16
2.5
2
290
320
1 k-5 k
150
110k
2.47
44.4k
333
166
16
2.5
2
610
232
“S”
OPTION