- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372144 > SHC5320KH High-Speed, Bipolar, Monolithic SAMPLE/HOLD AMPLIFIER PDF資料下載
參數(shù)資料
| 型號： | SHC5320KH |
| 元件分類： | 運動控制電子 |
| 英文描述： | High-Speed, Bipolar, Monolithic SAMPLE/HOLD AMPLIFIER |
| 中文描述： | 高速，雙極，單片采樣/保持放大器 |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 87K |
| 代理商： | SHC5320KH |
8
SHC5320
diodes may be Schottky diodes, which will provide the
fastest clamping action and lowest clamping voltage, but
fast signal diodes such as IN914 will also work in most
applications. In each configuration the value of R
should be
large enough to avoid excessive loading of the input signal
source. Similarly, R
should have a value of 2k
or greater
to insure sufficient load current capability from the sample/
hold. If the value of R
becomes too large, however, the
added capacitance of the diodes may change the sample/hold
phase response enough to cause oscillation.
APPLICATIONS
(Developed Around 14-Pin Package)
SIGNAL DIGITIZATION
Sample/hold amplifiers are normally used to hold input
voltages to an A/D converter constant during conversion.
Digitizing errors result if the analog signal being digitized
varies excessively during conversion.
For example, the Burr-Brown ADC80MAH-12 is a 12-bit
successive-approximation converter with a 25
μ
s conversion
time. To insure the accuracy of the output data, the analog
input signal to the A/D converter must not change more than
1/2LSB during conversion.
The maximum rate of change of a sine wave of frequency,
f, is dv/dt (max) = 2
π
Af(V/s). If one allows a 1/2LSB change
(2.44mV) for a
±
10V input swing to the A/D converter, the
allowable input rate-of-change limit would be 2.44mV/25
μ
s
= 0.0976mV/
μ
s. Thus the sampled sinusoidal signal fre-
quency limit is
f = (0.0976 x 10
3
)/2
π
A = 15.5/A (Hz),
where A is the peak amplitude of the sine wave. For a
±
10V
sine wave, this corresponds to a frequency of 1.6Hz, hardly
acceptable for the majority of sampled data systems.
However, a sample/hold in front of the A/D converter
“freezes” the converter’s input signal whenever it is neces-
sary to make a conversion. The rate-of-change limitation
calculated above no longer exists. If a sample/hold has
acquired an input signal and is tracking it, the sample/hold
can be commanded to hold it at any instant in time. There is
a short delay (aperture delay) between the time the hold
command is asserted and the time the circuit actually holds.
The hold command signal can usually be advanced in time
(or delayed, in the case of negative effective aperture delay)
to cause the amplifier to hold the signal actually desired.
Aperture uncertainty (also called aperture jitter) is also a key
consideration. For the SHC5320 there is a 300ps period
during which the signal should not change more than the
amount allowed for aperture uncertainty in the system error
budget, perhaps 1/2LSB for a 12-bit system. For a
±
10V
input range (1/2LSB = 2.44mV), the input signal rate of
change limitation is 2.44mV/0.3ns = 8.13mV/ns. The equiva-
lent input sine wave frequency is
f = 8.13
X
10
6
/2
π
A = 1.29/A (MHz),
a factor of almost 84,000 higher than using the A/D alone.
However, there are other considerations. The resampling
rate of an ADC80/SHC5320 combination is 26.5
μ
s (25
μ
s
A/D) conversion time plus 1.5
μ
s S/H acquisition time).
Sampling a sine wave at the Nyquist rate, this permits a
maximum input signal frequency of 37.7kHz. The above
analysis assumes that the droop rate of the sample/hold is
negligible—less than 1/2LSB during the conversion time—
and that the large signal bandwidth response of the sample/
hold causes negligible waveform distortion. Both of these
assumptions are valid for the SHC5320 in this application.
DATA ACQUISITION
The SHC5320 may be used to hold data for analog-to-digital
conversion or may be used to provide pulse-amplitude
modulation (PAM) data output (see Figures 9 and 10).
FIGURE 9. Typical Data Acquisition Configuration.
Analog
Inputs
SHC5320
Analog
Multiplexer
(Burr-Brown MPC Series)
Mode
Control
Signal
Common
1
2
7
A/D
Converter
PAM Output
14
6
FIGURE 7. Input Overload Protection—Inverting Configu-
ration.
FIGURE 8. Input Overload Protection—Noninverting Con-
figuration.
R
2
1
2
R
1
Input
Output
7
R
2
1
2
Output
7
Input
R
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SHC605 | High-Speed Operational TRACK-AND-HOLD AMPLIFIER |
| SHC605AU | Box-shaped pin header, Discrete wire crimping connection, Discrete wire connectors; HRS No: 541-0202-1 00; No. of Positions: 4; Connector Type: Wire; Contact Gender: Female; Contact Spacing (mm): 2.5; Terminal Pitch (mm): 2.5; Termination Style: IDC/Crimping; Current Rating(Amps)(Max.): 3; Operating Temperature Range (degrees C): -35 to 85; General Description: Housing; Single row; Crimping and IDC |
| SHC615AP | Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHC615AU | Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHE113MD-B | High Efficiency LED Lamp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SHC5320KP | 制造商:BB 制造商全稱:BB 功能描述:High-Speed, Bipolar, Monolithic SAMPLE/HOLD AMPLIFIER |
| SHC5320KU | 制造商:BB 制造商全稱:BB 功能描述:High-Speed, Bipolar, Monolithic SAMPLE/HOLD AMPLIFIER |
| SHC5320SH | 功能描述:采樣&保持放大器 HS BiPolar Mono RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 捕獲時間:20 us 電源電壓-最大:18 V 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風(fēng)格: 封裝 / 箱體:SOIC-14 封裝:Tube |
| SHC536 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| SHC540 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。