- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372144 > SHC605 High-Speed Operational TRACK-AND-HOLD AMPLIFIER PDF資料下載
參數(shù)資料
| 型號(hào)： | SHC605 |
| 元件分類(lèi)： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | High-Speed Operational TRACK-AND-HOLD AMPLIFIER |
| 中文描述： | 高速運(yùn)算采樣保持放大器 |
| 文件頁(yè)數(shù)： | 12/15頁(yè) |
| 文件大?。?/td> | 200K |
| 代理商： | SHC605 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
12
SHC605
will depend on the ADC conversion time. In this application
the one-shot is used to set the critical ADC timing which
means the user has more freedom in selecting the convert
command duty cycle. Since the convert command is applied
directly to the SHC605—instead of after additional logic
and clock conditioning—aperture jitter noise is minimized.
OFFSET VOLTAGE ADJUSTMENT
The SHC605’s input offset voltage is laser-trimmed and will
require no further adjustment for most applications. How-
ever, if additional adjustment is needed, the circuit in Figure
8 can be used without degrading offset drift with tempera-
ture. Avoid external adjustment whenever possible since
extraneous noise, such as power supply noise, can be inad-
vertently coupled into the amplifier’s inverting input. Re-
member that additional offset errors can be created by the
amplifier’s input bias currents. Whenever possible, match
the impedance seen by both inputs as is shown with R
3
. This
will reduce input offset voltage errors due to the amplifier’s
input offset current, which is typically only 0.2
μ
A.
damage can cause subtle changes in SHC605 input charac-
teristics without necessarily destroying the device. In preci-
sion track-and-hold amplifiers, this may cause a noticeable
degradation in performance. Therefore, static protection is
recommended when handling the SHC605.
INPUT PROTECTION
The SHC605 incorporates on-chip ESD protection diodes as
shown in Figure 9. All pins on the SHC605 are internally
protected from ESD by means of a pair of back-to-back
reverse-biased diodes to either power supply as shown.
These diodes will begin to conduct when the input voltage
exceeds either power supply by about 0.7V. This situation
can occur with loss of the amplifier’s power supplies while
a signal source is still present. The diodes can typically
withstand a continuous current of 30mA without destruc-
tion. To insure long term reliability diode current should be
externally limited to 10mA or so whenever possible. Static
FIGURE 9. Internal ESD Protection.
LAYOUT AND BYPASSING
For best performance, good high speed design techniques
must be applied. The component (top) side ground plane
should be as large as possible and continuous (not frag-
mented). Two ounce copper cladding is recommended.
All traces should be as short as possible, especially the
output. As much of the ground plane as possible should be
removed from around the +In, –In, and V
OUT
pins to reduce
parasitic capacitance and minimize coupling onto the analog
signal path.
Power supply decoupling capacitors must be used as shown
in Figures 3 through 6.
The 0.01
μ
F capacitors should be low
inductance surface mount devices and should be connected
as close to the SHC605
±
Vs leads as possible (within 30
mils). The 1
μ
F low frequency bypass capacitors should be
tantalum capacitors (preferably surface mount) and should
be located within one inch of the SHC605. Surface mount
resistors are also recommended and should be placed as
close to the SHC605 as possible to minimize inductance.
CAPACITIVE LOADS
The SHC605’s output stage has been optimized to drive
resistive loads as low as 50
. Capacitive loads will decrease
the amplifier’s phase margin which may cause high fre-
quency peaking or oscillations. Capacitive loads greater than
10pF should be buffered by connecting a small resistance,
usually 20
to 50
, in series with the output as shown in
FIGURE 10. Driving Capacitance Load.
+V
CC
–V
CC
External
Pin
Internal
Circuitry
ESD Protection Diodes Internally
Connected to All Pins
SHC605
R
S
R
L
C
L
9
1
8
(R
S
is typically 20
to 50
)
FIGURE 8. Offset Voltage Trim.
+V
CC
–V
CC
R
2
V
IN
or Ground
R
TRIM
20k
R
1
R
3
= R
1
|| R
2
(1)
Output Trim Range
≈
+V
CC
R
CC
2
TRIM
R
2
R
TRIM
NOTE: (1) R
is optional and can be used to cancel
offset errors due to input bias currents.
SHC605
47k
1
8
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SHC605AU | Box-shaped pin header, Discrete wire crimping connection, Discrete wire connectors; HRS No: 541-0202-1 00; No. of Positions: 4; Connector Type: Wire; Contact Gender: Female; Contact Spacing (mm): 2.5; Terminal Pitch (mm): 2.5; Termination Style: IDC/Crimping; Current Rating(Amps)(Max.): 3; Operating Temperature Range (degrees C): -35 to 85; General Description: Housing; Single row; Crimping and IDC |
| SHC615AP | Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHC615AU | Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHE113MD-B | High Efficiency LED Lamp |
| SHE114RC-(B) | High Efficiency LED Lamp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SHC605AU | 制造商:BB 制造商全稱:BB 功能描述:High-Speed Operational TRACK-AND-HOLD AMPLIFIER |
| SHC615 | 制造商:BB 制造商全稱:BB 功能描述:Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHC615AP | 制造商:BB 制造商全稱:BB 功能描述:Wide-Bandwidth, DC RESTORATION CIRCUIT |
| SHC615AU | 制造商:BURR_BROWN 功能描述: |
| SHC-62 | 功能描述:CLAMP SNAP-IT .953-1.094" RoHS:是 類(lèi)別:線纜，導(dǎo)線 - 管理 >> 線夾和夾具 系列:SHC 標(biāo)準(zhǔn)包裝:100 系列:TC 類(lèi)型:C-夾 開(kāi)口尺寸:0.79" L x 0.54" W x 0.67" H（20.1mm x 13.7mm x 17.0mm） 安裝類(lèi)型:釘子 材質(zhì):聚丙烯 顏色:黑 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。