- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10999 > SI3201-FS (Silicon Laboratories Inc)IC LINEFEED INTRFC SI321X 16SOIC PDF資料下載
參數(shù)資料
| 型號： | SI3201-FS |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 90/148頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LINEFEED INTRFC SI321X 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 系列： | ProSLIC® |
| 功能： | CODEC |
| 接口： | PCM，串行，SPI |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.13 V ~ 5.25 V |
| 電流 - 電源： | 88mA |
| 功率（瓦特）： | 800mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm Width）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC N |
| 包裝： | 管件 |
| 包括： | BORSCHT 功能，振鈴?fù)禉z測 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當(dāng)前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Si3210/Si3211
46
Rev. 1.61
Not
Recommended
fo
r N
ew
D
esi
gn
s
where:
NREN is the ringing REN load (max value = 5),
IOS is the offset current flowing in the line driver circuit
(max value=2mA), and
VAC,PK = amplitude of the ac ringing waveform.
It is good practice to provide a buffer of a few more
milliamperes for ILOAD,PK to account for possible line
leakages, etc. The total ILOAD,PK current should be
smaller than 80 mA.
where
is the minimum expected current gain of
transistors Q5 and Q6.
The minimum value for VBATH is therefore given by the
following:
The ProSLIC is designed to create a fully-balanced
ringing waveform, meaning that the TIP and RING
common mode voltage, (VTIP + VRING)/2, is fixed. This
voltage
is
referred
to
as
VCM_RING
and
is
automatically set to the following:
VCMR is an indirect register, which provides the
headroom by the ringing waveform with respect to the
VBATH rail. The value is set as a 4-bit setting in indirect
Register 40
with
an
LSB
voltage
of
1.5 V/LSB.
Register 40 should be set with the calculated VOVR to
provide voltage headroom during ringing.
Silicon revisions C and higher support the option to
briefly increase the maximum differential current limit
between the voltage transition of TIP and RING from
ringing to a dc linefeed state. This mode is enabled by
setting ILIMEN = 1 (direct Register 108, bit 7).
2.4.6. Ring Trip Detection
A ring trip event signals that the terminal equipment has
gone off-hook during the ringing state. The ProSLIC
performs ring trip detection digitally using its on-chip A/
D
converter.
The
functional
blocks
required
to
implement ring trip detection are shown in Figure 23.
The primary input to the system is the loop current
sense (LCS) value provided by the current monitoring
circuitry and reported in direct Register 79. LCS data is
processed by the input signal processor when the
ProSLIC is in the ringing state as indicated by the
Linefeed Shadow register (direct Register 64). The data
then feeds into a programmable digital low-pass filter
that removes unwanted ac signal components before
threshold detection.
The output of the low-pass filter is compared to a
programmable threshold, RPTP (indirect Register 29).
The threshold comparator output feeds a programmable
debouncing filter. The output of the debouncing filter
remains in its present state unless the input remains in
the opposite state for the entire period of time
programmed
by
the
ring
trip
debounce
interval,
RTDI[6:0] (direct Register 70). If the debounce interval
has been satisfied, the RTP bit of direct Register 68 will
be set to indicate that a valid ring trip has occurred. A
ring trip interrupt is generated if enabled by the RTIE bit
(direct Register 22). Table 31 lists the registers that
must be written or monitored to correctly detect a ring
trip condition.
The recommended values for RPTP, NRTP, and RTDI
vary according to the programmed ringing frequency.
Register values for various ringing frequencies are
given in Table 32.
Figure 23. Ring Trip Detector
V
OVR
I
LOAD,PK
1
+
-------------
80.6
1V
+
=
VBATH
V
AC,PK
V
ROFF
V
OVR
++
=
VCM_RING
VBATH
VCMR
–
2
----------------------------------------------
=
LCS
ISP_OUT
LFS
NRTP
RPTP
RTDI
Input
Signal
Processor
Digital
LPF
Ring Trip
Threshold
Debounce
Filter
+
–
RTP
RTIP
RTIE
Interrupt
Logic
DBIRAW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNY-IY-B1 | CONVERTER MOD DC/DC 3.3V 33W |
| VI-27J-IY-F3 | CONVERTER MOD DC/DC 36V 50W |
| VI-27R-IY-F4 | CONVERTER MOD DC/DC 7.5V 50W |
| VI-210-IY-F3 | CONVERTER MOD DC/DC 5V 50W |
| VE-2N0-IX-S | CONVERTER MOD DC/DC 5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3201-FSR | 功能描述:電信線路管理 IC 100 V Linefeed Interface RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| Si3201-GS | 功能描述:電信線路管理 IC 100V Linefeed Inter- face IC for Si321x RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3201-GSR | 制造商:Silicon Laboratories Inc 功能描述:SLIC 1-CH 60dB 41mA 3.3V/5V 16-Pin SOIC EP T/R 制造商:Silicon Laboratories Inc 功能描述:SLIC 3.3V/3.3V/3.3V/5V/5V/5V 16SOIC - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC LINEFEED INTRFC SI321X 16SOIC |
| Si3201-KS | 功能描述:電信線路管理 IC 100 V Linefeed Interface IC Si321x RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3201-KSR | 制造商:Silicon Laboratories Inc 功能描述: 制造商:SILICON_LABS 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。