參數(shù)資料
型號(hào): SI3210-GT
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 96/148頁(yè)
文件大?。?/td> 0K
描述: IC SLIC/CODEC PROG 38TSSOP
標(biāo)準(zhǔn)包裝: 50
系列: ProSLIC®
功能: 用戶線路接口概念(SLIC),CODEC
接口: PCM,SPI
電路數(shù): 1
電源電壓: 3.3V,5V
電流 - 電源: 88mA
功率(瓦特): 700mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 38-TFSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 38-TSSOP
包裝: 管件
包括: BORSCHT 功能,DTMF 生成和解碼,F(xiàn)SK 生成,脈沖測(cè)量生成,語(yǔ)音回送測(cè)試模式
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Si3210/Si3211
Rev. 1.61
51
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.7.2. Receive Path
In the receive path, the optionally-compressed 8-bit
data is first expanded to 16-bit words. The PCMF
register bit can bypass the expansion process, in
which case two 8-bit words are assembled into one 16-
bit word. DACG is the receive path programmable gain
amplifier, which can be programmed from –
dB to
6 dB. An 8 kHz, 16-bit signal is then provided to a D/A
converter. The resulting analog signal is amplified by
the analog receive amplifier, ARX, which is user-
selectable to one of several options: mute, –3.5, 0, or
3.5 dB.
It
is
then
applied
at
the
input
of
the
transconductance amplifier (Gm), which drives the off-
chip current buffer (IBUF).
2.7.3. Audio Characteristics
The dominant source of distortion and noise in both the
transmit and receive paths is the quantization noise
introduced by the -law or the A-law compression
process. Figure 1 on page 6 specifies the minimum
signal-to-noise-and-distortion ratio for either path for a
sine wave input of 200 Hz to 3400 Hz.
Both the -law and the A-law speech encoding allow the
audio codec to transfer and process audio signals larger
than 0 dBm0 without clipping. The maximum PCM code
is generated for a -law encoded sine wave of
3.17 dBm0
or
an
A-law
encoded
sine
wave
of
3.14 dBm0. The ProSLIC overload clipping limits are
driven by the PCM encoding process. Figure 2 on page
6 shows the acceptable limits for the analog-to-analog
fundamental power transfer-function, which bounds the
behavior of ProSLIC.
The transmit path gain distortion versus frequency is
shown in Figure 3 on page 7. The same figure also
presents the minimum required attenuation for any out-
of-band analog signal that may be applied on the line.
Note the presence of a high-pass filter transfer function
that ensures at least 30 dB of attenuation for signals
below 65 Hz. The low-pass filter transfer function that
attenuates signals above 3.4 kHz has to exceed the
requirements specified by the equations in Figure 3 on
page 7 and is implemented as part of the A-to-D
converter.
The receive path transfer function requirement, shown
in Figure 4 on page 8, is very similar to the transmit path
transfer function. The most notable difference is the
absence of the high-pass filter portion. The only other
differences are the maximum 2 dB of attenuation at
200 Hz (as opposed to 3 dB for the transmit path) and
the 28 dB of attenuation for any frequency above
4.6 kHz. The PCM data rate is 8 kHz and, thus, no
frequencies greater than 4 kHz can be digitally encoded
in the data stream.
From this point of view, at frequencies greater than
4 kHz, the plot in Figure 4 should be interpreted as the
maximum allowable magnitude of any spurious signals
that
are
generated
when
a
PCM
data
stream
representing a sine wave signal in the range of 300 Hz
to 3.4 kHz at a level of 0 dBm0 is applied at the digital
input.
The group delay distortion in either path is limited to no
more than the levels indicated in Figure 5 on page 9.
The reference in Figure 5 is the smallest group delay for
a sine wave in the range of 500 Hz to 2500 Hz at
0dBm0.
The block diagram for the voice-band signal processing
paths is shown in Figure 25. Both the receive and
transmit paths employ the optimal combination of
analog
and
digital
signal
processing
to
provide
maximum performance while offering sufficient flexibility
to allow users to optimize for their particular ProSLIC
application. All programmable signal-processing blocks
are indicated symbolically in Figure 25 by a dashed
arrow across them. The two-wire (TIP/RING) voice-
band interface to the ProSLIC is implemented using a
small number of external components. The receive path
interface consists of a unity-gain current buffer, IBUF,
while the transmit path interface is simply an ac
coupling capacitor. Signal paths, although implemented
differentially, are shown as single-ended for simplicity.
2.7.4. Transhybrid Balance
The
ProSLIC
provides
programmable
transhybrid
balance with gain block H. (See Figure 25.) In the ideal
case, where the synthesized SLIC impedance exactly
matches
the
subscriber
loop
impedance,
the
transhybrid balance should be set to subtract a –6 dB
level from the transmit path signal. The transhybrid
balance gain can be adjusted from –2.77 dB to
+4.08 dB
around
the
ideal
setting
of
–6 dB
by
programming the HYBA[2:0] bits of the Hybrid Control
register (direct Register 11). Note that adjusting any of
the analog or digital gain blocks will not require any
modification of the transhybrid balance gain block, as
the transhybrid gain is subtracted from the transmit path
signal prior to any gain adjustment stages. If desired,
the transhybrid balance can also be disabled using the
appropriate register setting.
2.7.5. Loopback Testing
Four loopback test options are available in the ProSLIC:
The full analog loopback (ALM2) tests almost all the
circuitry of both the transmit and receive paths. The
compressed 8-bit word transmit data stream is fed
back serially to the input of the receive path
expander. (See Figure 25.) The signal path starts
with the analog signal at the input of the transmit
相關(guān)PDF資料
PDF描述
VI-2NP-IY-B1 CONVERTER MOD DC/DC 13.8V 50W
VI-BNK-IY-B1 CONVERTER MOD DC/DC 40V 50W
VI-BNJ-IY-B1 CONVERTER MOD DC/DC 36V 50W
VI-BN4-IY-B1 CONVERTER MOD DC/DC 48V 50W
VI-BN2-IY-B1 CONVERTER MOD DC/DC 15V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3210-GTR 功能描述:電信線路管理 IC Single-CH SLIC/Codec dc-dc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3210-KT 功能描述:電信線路管理 IC Single Channel SLIC /CODEC w/DTMF RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3210-KTR 功能描述:電信線路管理 IC Sgl Ch SLIC/Codec w/ DTMF Decoder RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3210M-BT 功能描述:電信線路管理 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3210M-BTR 功能描述:射頻無(wú)線雜項(xiàng) Sgl Ch SLIC/Codec w/ MOSFET Decoder RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel