- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16517 > SI3210MPPQ1-EVB (Silicon Laboratories Inc)BOARD EVAL W/SI3201 INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3210MPPQ1-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 98/148頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL W/SI3201 INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3210 |
| 已供物品： | 板，CD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Si3210/Si3211
Rev. 1.61
53
Not
Recommended
fo
r N
ew
esi
gn
s
Pulse metering active timer expired
Pulse metering inactive timer expired
Indirect register access complete
The interface to the interrupt logic consists of six registers. Three interrupt status registers contain one bit for each
of the above interrupt functions. These bits will be set when an interrupt is pending for the associated resource.
Three interrupt enable registers also contain one bit for each interrupt function. In the case of the interrupt enable
registers, the bits are active high. Refer to the appropriate functional description section for operational details of
the interrupt functions.
When a resource reaches an interrupt condition, it will signal an interrupt to the interrupt control block. The interrupt
control block will then set the associated bit in the interrupt status register if the enable bit for that interrupt is set.
The INT pin is a NOR of the bits of the interrupt status registers. Therefore, if a bit in the interrupt status registers is
asserted, IRQ will assert low. Upon receiving the interrupt, the interrupt handler should read interrupt status
registers to determine which resource is requesting service. To clear a pending interrupt, write the desired bit in the
appropriate interrupt status register to 1. Writing a 0 has no effect. This provides a mechanism for clearing
individual bits when multiple interrupts occur simultaneously. While the interrupt status registers are non-zero, the
INT pin will remain asserted.
2.11. Serial Peripheral Interface
The control interface to the ProSLIC is a 4-wire interface modeled after commonly-available micro-controller and
serial peripheral devices. The interface consists of a clock (SCLK), chip select (CS), serial data input (SDI), and
serial data output (SDO). Data is transferred a byte at a time with each register access consisting of a pair of byte
The first byte of the pair is the command/address byte. The MSB of this byte indicates a register read when 1 and
a register write when 0. The remaining seven bits of the command/address byte indicate the address of the register
to be accessed. The second byte of the pair is the data byte. Because the falling edge of CS provides
resynchronization of the SPI state machine in the event of a framing error, it is recommended (but not required) that
During a read operation, the SDO becomes active and the 8-bit contents of the register are driven out MSB first.
The SDO will be high impedance on either the falling edge of SCLK following the LSB, or the rising of CS as
specified by the SPIM bit (direct Register 0, bit 6). SDI is a “don’t care” during the data portion of read operations.
During write operations, data is driven into the ProSLIC via the SDI pin MSB first. The SDO pin will remain high
impedance during write operations. Data always transitions with the falling edge of the clock and is latched on the
rising edge. The clock should return to a logic high when no transfer is in progress.
Indirect registers are accessed through direct registers 29 through 30. Instructions on how to access them is
described in “3. Control Registers” beginning on page 60.
There are a number of variations of usage on this four-wire interface:
Continuous Clocking: During continuous clocking, the data transfers are controlled by the assertion of the CS
pin. CS must assert before the falling edge of SCLK on which the first bit of data is expected during a read
cycle, and must remain low for the duration of the 8-‘bit transfer (command/address or data).
SDI/SDO Wired Operation: Independent of the clocking options described, SDI and SDO can be treated as
two separate lines or wired together if the master is capable of tristating its output during the data byte transfer
of a read operation.
Daisy Chain Mode: This mode allows communication with banks of up to eight ProSLIC devices using one
chip select signal. When the SPIDC bit in the SPI Mode Select register is set, data transfer mode changes to a
3-byte operation: a chip select byte, an address/control byte, and a data byte. Using the circuit shown in
Figure 28, a single device may select from the bank of devices by setting the appropriate chip select bit to 1.
Each device uses the LSB of the chip select byte, shifts the data right by one bit, and passes the chip select
byte using the SDITHRU pin to the next device in the chain. Address/control and data bytes are unaltered.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP130-270DI/TO | IC SUPERVISOR 2.70V LOW TO92 |
| UPJ1E391MPD1TD | CAP ALUM 390UF 25V 20% RADIAL |
| M1KXK-1636R | IDC CABLE - MPK16K/MC16M/X |
| M1TXK-2436R | IDC CABLE - MSD24K/MC24M/X |
| VI-J0J-EZ-S | CONVERTER MOD DC/DC 36V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3210MPPQX-EVB | 功能描述:音頻 IC 開(kāi)發(fā)工具 Si3210M QFN Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3210MPPT1-EVB | 功能描述:音頻 IC 開(kāi)發(fā)工具 U 634-3210-PPQX-EVB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3210MPPTX-EVB | 功能描述:音頻 IC 開(kāi)發(fā)工具 U 634-3210-PPQX-EVB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3210M-TSSOP | 制造商:SILABS 制造商全稱:SILABS 功能描述:Perfroms all BORSCHT functions DC-DC controller provides tracking battery fromm a 3.3-35V input |
| SI3210PPQ1-EVB | 功能描述:音頻 IC 開(kāi)發(fā)工具 Si3210 QFN Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。