- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8999 > SI4122-D-GM (Silicon Laboratories Inc)IC SYNTH RF2/IF SNGL-BAND 28MLP PDF資料下載
參數(shù)資料
| 型號： | SI4122-D-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTH RF2/IF SNGL-BAND 28MLP |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 頻率合成器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 1.5GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.7 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN（5x5） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 585 (CN2011-ZH PDF) |
| 其它名稱： | 336-1103 SI4122-BM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Si4133
18
Rev. 1.61
for how to select LDETB. The LDETB
signal is low after self-tuning is completed but rises
when the IF or RF PLL nears the limit of its
compensation range. LDETB is also high when either
PLL is executing the self-tuning algorithm. The output
frequency is still locked when LDETB goes high, but the
PLL eventually loses lock if the temperature continues
to drift in the same direction. Therefore, if LDETB goes
high both the IF and RF PLLs should be re-tuned
promptly by initiating the self-tuning algorithm.
3.5. Output Frequencies
The IF and RF output frequencies are set by
programming the R- and N-Divider registers. Each PLL
has R and N registers so that each can be programmed
independently. Programming either the R- or N-Divider
register for RF1 or RF2 automatically selects the
associated output.
The reference frequency on the XIN pin is divided by R
and this signal is input to the PLL’s phase detector. The
other input to the phase detector is the PLL’s VCO
output frequency divided by N. The PLL acts to make
these frequencies equal.
That is, after an initial transient:
or
The R values are set by programming the RF1 R-
Divider register (Register 6), the RF2 R-Divider register
(Register 7) and the IF R-Divider register (Register 8).
The N values are set by programming the RF1 N-
Divider register (Register 3), the RF2 N-Divider register
(Register 4), and the IF N-Divider register (Register 5).
Each N-Divider is implemented as a conventional high
speed divider. That is, it consists of a dual-modulus
prescaler, a swallow counter, and a lower speed
synchronous counter. However, the control of these
sub-circuits
is
automatically
handled.
Only
the
appropriate N value should be programmed.
3.6. PLL Loop Dynamics
The transient response for each PLL is determined by
its phase detector update rate f (equal to fREF/R) and
the phase detector gain programmed for each RF1,
RF2, or IF synthesizer. See Register 1. Four different
settings for the phase detector gain are available for
each PLL. The highest gain is programmed by setting
the two phase detector gain bits to 00, and the lowest by
setting the bits to 11. The values of the available gains,
relative to the highest gain, are as follows:
The gain value bits is automatically set with the Auto KP
bit (bit 2) in the Main Configuration register to 1. In
setting this bit, the gain values are optimized for a given
value of N. In general, a higher phase detector gain
decreases in-band phase noise and increase the speed
of the PLL transient until the point at which stability
begins to be compromised. The optimal gain depends
on N. Table 9 lists recommended settings for different
values of N. These are the settings when the Auto KP bit
is set.
The VCO gain and loop filter characteristics are not
programmable.
The settling time for the PLL is directly proportional to its
phase detector update period T (T equals 1/f). A
typical transient response is shown in Figure 6 on page
11. During the first 13 update periods the Si4133
executes the self-tuning algorithm. From then on the
PLL controls the output frequency. Because of the
unique architecture of the Si4133 PLLs, the time
required to settle the output frequency to 0.1 ppm error
is automatically 25 update periods. The total time after
powerup or a change in programmed frequency until the
synthesized frequency is settled—including time for
self-tuning—is approximately 40 update periods.
Note: The settling time analysis holds for RF1 f
500 kHz.
For RF1 f
> 500 kHz, the settling time is larger.
f
OUT
N
------------
f
REF
R
-----------
=
f
OUT
N
R
----
f
REF
=
Table 8. Gain Values (Register 1)
KP Bits
Relative P.D.
Gain
00
1
01
1/2
10
1/4
11
1/8
Table 9. Optimal KP Settings
N
RF1
KP1<1:0>
RF2
KP2<3:2>
IF
KPI<5:4>
2047
00
2048 to 4095
00
01
4096 to 8191
00
01
10
8192 to 16383
01
10
11
16384 to 32767
10
11
32768
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI4113-D-GM | IC SYNTHESIZER RF-ONLY 28MLP |
| VI-JTH-MZ-F3 | CONVERTER MOD DC/DC 52V 25W |
| VI-JTH-MZ-F1 | CONVERTER MOD DC/DC 52V 25W |
| ICS87972DYILFT | IC CLK MULT/ZD BUFFER 52-LQFP |
| IDT23S08E-1HPGG | IC CLK MULT ZD HI DRIVE 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI4122-D-GMR | 功能描述:射頻無線雜項 Single-Band RF Synthesizer RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| SI4122-D-GT | 功能描述:鎖相環(huán) - PLL SINGLE-BAND RF TSSOP-24 RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SI4122-D-GTR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Single-Band RF Synthesizer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI4122DY | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel 40-V (D-S) MOSFET |
| SI4122DY-T1-GE3 | 功能描述:MOSFET 40V 27.2A 6.0W 4.5mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。