Added Table 13, “itter Specifications, Clock Buffer " />
參數(shù)資料
型號(hào): SI5338J-A-GM
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 38/44頁(yè)
文件大?。?/td> 0K
描述: IC CLK GEN I2C BUS PROG 24QFN
標(biāo)準(zhǔn)包裝: 490
系列: MultiSynth™
類(lèi)型: *
PLL:
輸入: CML,HCSL,HSCL,LVDS,LVPECL,晶體
輸出: CMOS,HCSL. HSTL. LVDS. LVPECL. SSTL
電路數(shù): 1
比率 - 輸入:輸出: 1:4
差分 - 輸入:輸出: 是/是
頻率 - 最大: 200MHz
除法器/乘法器: 是/是
電源電壓: 1.71 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 24-QFN(4x4)
包裝: 托盤(pán)
Si5338
Rev. 1.3
43
and 3.0 Data clocked topology.
Updated typical additive jitter (12 kHz–20 MHz) from
0.150 to 0.165 ps RMS.
Updated Figure 9 on page 22 to provide work-
around for spread spectrum errata.
Removed "3.5.4. Modifying a MultiSynth Output
Divider Ratio/Frequency Configuration". A soft reset
is now recommended after any changes to the
feedback or output dividers.
Revision 1.2 to 1.3
Removed down spread spectrum errata that has
been corrected in revision B.
Updated ordering information to refer to revision B
silicon.
Updated top marking explanation in Table 20.
Added further explanation to describe revision-
specific behavior of center spread spectrum in
section 3.10.7.
相關(guān)PDF資料
PDF描述
SI5338F-A-GM IC CLK GEN I2C BUS PROG 24QFN
VE-J0X-MZ-F1 CONVERTER MOD DC/DC 5.2V 25W
VE-J0W-MZ-F4 CONVERTER MOD DC/DC 5.5V 25W
VE-J0W-MZ-F3 CONVERTER MOD DC/DC 5.5V 25W
VE-J0W-MZ-F2 CONVERTER MOD DC/DC 5.5V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5338J-A-GMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C-Program Clk Gen 0.16-200MHz inc/dec RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5338J-B00190-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338J-B00190-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
SI5338J-B00380-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338J-B00380-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel