參數(shù)資料
型號(hào): SI5351C-A-GT
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 5/72頁(yè)
文件大?。?/td> 0K
描述: IC CLK GEN PLL BLANK CUST 10MSOP
標(biāo)準(zhǔn)包裝: 50
系列: MultiSynth™
類(lèi)型: *
PLL:
輸入: 時(shí)鐘,晶體
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 3:8
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 133MHz
除法器/乘法器: 是/無(wú)
電源電壓: 2.25 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
Si5351A/B/C
Preliminary Rev. 0.95
13
3.4. Spread Spectrum
Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is
useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its
frequency, which effectively reduces the overall amplitude of its radiated energy. See “AN554: Si5350/51 PCB
Layout Guide” for details. Note that spread spectrum is not available on clocks synchronized to PLLB or to the
VCXO.
The Si5351 supports several levels of spread spectrum allowing the designer to chose an ideal compromise
between system performance and EMI compliance.
Figure 6. Available Spread Spectrum Profiles
3.5. Control Pins (OEB, SSEN)
The Si5351 offers control pins for enabling/disabling clock outputs and spread spectrum.
3.5.1. Output Enable (OEB)
The output enable pin allows enabling or disabling outputs clocks. Output clocks are enabled when the OEB pin is
held low, and disabled when pulled high. When disabled, the output state is configurable as disabled high, disabled
low, or disabled in high-impedance.
The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading
edge after OEB is pulled low. When OEB is pulled high, the clock is allowed to complete its full clock cycle before
going into a disabled state.
3.5.2. Spread Spectrum Enable (SSEN)—Si5351A and Si5351B only
This control pin allows disabling the spread spectrum feature for all outputs that were configured with spread
spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of
evaluating the effect of using spread spectrum clocks during EMI compliance testing.
fc
Reduced
Amplitude
and EMI
Down Spread
fc
Reduced
Amplitude
and EMI
Center Spread
fc
No Spread
Spectrum
Center
Frequency
Amplitude
相關(guān)PDF資料
PDF描述
SI5351B-A-GT IC CLK GEN PLL BLANK CUST 10MSOP
X9C503SIT1 IC XDCP 100-TAP 50K EE 8-SOIC
IDT2308A-4DCG8 IC CLOCK MULT ZD STD DRV 16-SOIC
IDT2308A-3DCG8 IC CLOCK MULT ZD STD DRV 16-SOIC
IDT2308A-2HDCG8 IC CLOCK MULT ZD HI DRV 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5351C-A-GTR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Dual PLL 125MHz Clk Dual In and I2C 3Out RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si5351C-A-GU 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 AnyRate 2 PLL 125MHz Clk w/2 In&I2C 8out RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5351C-A-GUR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Dual PLL 133MHz Clk Dual In and I2C 8Out RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si5351C-Axxxxx-GM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Any-Rate, Dual PLL 133MHz Clock with Dual Input and I2C, 8 outputs, 20-QFN (customized) RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si5351C-Axxxxx-GU 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Any-Rate, Dual PLL 133MHz Clock with Dual Input and I2C, 8 outputs, 24-QSOP (customized) RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56