參數(shù)資料
型號(hào)： SKY72300-21
廠商： Skyworks Solutions Inc
文件頁(yè)數(shù)： 18/22頁(yè)
文件大小： 0K
描述： IC SYNTHESIZER 2.1GHZ 28-EPTSSOP
產(chǎn)品目錄繪圖： 28-TSSOP
標(biāo)準(zhǔn)包裝： 1
類型： 分?jǐn)?shù) N 合成器
PLL： 是
輸入： 時(shí)鐘，晶體
輸出： 時(shí)鐘，晶體
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 2.1GHz
除法器/乘法器： 是/無(wú)
電源電壓： 2.7 V ~ 3.3 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SOIC（0.173"，4.40mm 寬）裸露焊盤
供應(yīng)商設(shè)備封裝： 28-TSSOP 裸露焊盤
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 587 (CN2011-ZH PDF)
其它名稱： 863-1076-6
DATA SHEET SKY72300-21 FREQUENCY SYNTHESIZER
Skyworks Solutions, Inc. Phone [781] 376-3000 Fax [781] 376-3100 sales@skyworksinc.com www.skyworksinc.com
101217N Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice September 11, 2009
5
Fractional-N Applications. The desired division ratio for the
main and auxiliary synthesizers is given by:
ref
_
div
VCO
fractional
F
N
where Nfractional must be between 37.5 and 537.5.
The value to be programmed by the Main or Auxiliary Divider
Register is given by:
32
)
N
(
Round
N
fractional
reg
NOTE: The Round function rounds the number to the nearest
integer.
When in fractional mode, allowed values for Nreg are from 6 to 505
inclusive.
The value to be programmed by either of the MSB/LSB Dividend
Registers or the Auxiliary Dividend Register is given by:
)]
32
N
(
divider
[
Round
dividend
reg
fractional
where the divider is either 1024 in 10-bit mode or 262144 in
18-bit mode. Therefore, the dividend is a signed binary value
either 10 or 18 bits long.
NOTE: Because of the high fractionality of the SKY72300-21,
there is no practical need for any integer relationship
between the reference frequency and the channel spacing
or desired VCO frequencies.
Sample calculations for two fractional-N applications are provided
in Figure 4.
Integer-N Applications. The desired division ratio for the main or
auxiliary synthesizer is given by:
ref
_
div
main
_
vco
eger
int
F
N
where Ninteger is an integer number from 32 to 543.
The value to be programmed by the Main or Auxiliary Divider
Register is given by:
32
N
eger
int
reg
When in integer mode, allowed values for Nreg are from 0 to 511
for both the main and auxiliary synthesizers.
NOTE: As with all integer-N synthesizers, the minimum step size
is related to the crystal frequency and reference frequency
division ratio.
A sample calculation for an integer-N application is provided in
Figure 5.
Register Loading Order. In applications where the main
synthesizer is in 18-bit mode, the Main Dividend MSB Register
holds the 10 MSBs of the dividend and the Main Dividend LSB
Register holds the 8 LSBs of the dividend. The registers that
control the main synthesizer’s divide ratio are to be loaded in the
following order:
Main Divider Register
Main Dividend LSB Register
Main Dividend MSB Register (at which point the new divide ratio
takes effect)
In applications where the main synthesizer is in 10-bit mode, the
Main Dividend MSB Register holds the 10 bits of the dividend. The
registers that control the main synthesizer’s divide ratio are to be
loaded in the following order:
Main Divider Register
Main Dividend MSB Register (at which point the new divide ratio
takes effect)
For the auxiliary synthesizer, the Auxiliary Dividend Register holds
the 10 bits of the dividend. The registers that control the auxiliary
synthesizer’s divide ratio are to be loaded in the following order:
Auxiliary Divider Register
Auxiliary Dividend Register (at which point the new divide ratio
takes effect)
NOTE: When in integer mode, the new divide ratios take effect as
soon as the Main or Auxiliary Divider Register is loaded.
Direct Digital Modulation
The high fractionality and small step size of the SKY72300-21
allow the user to tune to practically any frequency in the VCO’s
operating range. This allows direct digital modulation by
programming the different desired frequencies at precise instants.
Typically, the channel frequency is programmed by the Main
Divider and MSB/LSB Dividend Registers, and the instantaneous
frequency offset from the carrier is programmed by the
Modulation Data Register.
The Modulation Data Register can be accessed in three ways as
defined in the following subsections.
相關(guān)PDF資料
PDF描述
SKY72300-362 IC SYNTHESIZER 2.1GHZ 24QFN
SKY72301-22 IC SYNTHESIZER 1GHZ 28-EPTSSOP
SKY72310-362 IC SYNTHESIZER 2.1GHZ 24QFN
SL15100ZI IC CLOCK SSCG 1PLL 2CH 8TSSOP
SL15300ZI IC CLOCK SSCG 1PLL 2CH 8TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SKY72300-362 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 2.1GHz 100Hz step Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SKY72301-22 功能描述:鎖相環(huán) - PLL 1GHz / 500MHz Syn. Phase noise-96dBc/Hz RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
SKY72302 制造商:SKYWORKS 制造商全稱:SKYWORKS 功能描述:Spur-Free, 6.1 GHz Dual Fractional-N Frequency Synthesizer
SKY72302-21 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 6.1GHz 400Hz step Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SKY72310-362 功能描述:IC SYNTHESIZER 2.1GHZ 24QFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*