- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2109 > SL23EP05SI-1H (Silicon Laboratories Inc)IC BUFFER 220MHZ 5CH 3.3V 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | SL23EP05SI-1H |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 10/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 220MHZ 5CH 3.3V 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 系列： | EProClock® |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:5 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 220MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
Rev 0.0, September 18, 2006
Page 8 of 11
SL23EP05
External Components & Design Considerations
Typical Application Schematic
SL23EP05
CL
CCLKOUT = CL-4pF
0.1
μF
CLKIN
CLKOUT
CLK1
CLK4
GND
VDD
1
6
4
7
3
8
Comments and Recommendations
Decoupling Capacitor:
A decoupling capacitor of 0.1μF must be used between VDD and VSS on the pins 6 and 4. Place the
capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin and to the
GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.
Series Termination Resistor: A series termination resistor is recommended if the distance between the output (SSCLK) and
the load is over 1 inch. The nominal impedance of the SSCLK o
utput is about 30 Ω. Use 20 Ω resistor in series with the
output to terminate 50Ω trace impedance and place 20 Ω resistor as close to the clock outputs as possible.
Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve “Zero Delay”
between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for internal feedback to PLL,
and sees an additional 4 pF load with respect to the clock pins. For applications requiring zero input/output delay, the load at
the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the capacitance at the
CLKOUT pin could be increased or decreased to increase or decrease the delay between clocks and CLKIN.
For minimum pin-to-pin skew, the external load at the clocks must be the same.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL23EP08SI-4 | IC BUFFER 133MHZ 8CH 3.3V 16SOIC |
| SL23EP09NZSC-1H | IC BUFFER 220MHZ 9CH 3.3V 16SOIC |
| SL23EP09ZI-1H | IC BUFFER 220MHZ 9CH3.3V 16TSSOP |
| SL28PCIE16ALIT | IC CLOCK PCIE GEN2/3 DIFF 32QFN |
| SL28PCIE25ALIT | IC CLOCK PCIE GEN3/2 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL23EP05SI-1HT | 功能描述:時(shí)鐘緩沖器 10-220MHz 5 Outputs ZDB 3.3-2.5V Hi Drv RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL23EP05SI-1T | 功能描述:時(shí)鐘緩沖器 10-220MHz 5 Outputs ZDB 3.3-2.5V RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL23EP08 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP08SC-1 | 功能描述:時(shí)鐘緩沖器 10-220MHz 8 Outputs ZDB 3.3-2.5V RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL23EP08SC-1H | 功能描述:時(shí)鐘緩沖器 10-220MHz 8 Outputs ZDB 3.3-2.5V Hi Drv RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。