- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9604 > SL28PCIE14ALI (Silicon Laboratories Inc)IC CLOCK PCIE GEN2/3 BUFF 32QFN PDF資料下載
參數(shù)資料
| 型號： | SL28PCIE14ALI |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 10/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK PCIE GEN2/3 BUFF 32QFN |
| 標(biāo)準(zhǔn)包裝： | 624 |
| 系列： | EProClock® |
| 類型： | 時鐘/頻率發(fā)生器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | PCI Express（PCIe） |
| 輸入： | 時鐘，晶體 |
| 輸出： | HCSL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 200MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
SL28PCIe14
DOC#: SP-AP-0014 (Rev. 0.2)
Page 6 of 13
OE[3:0] Assertion
All differential outputs that were stopped are to resume normal
operation in a glitch-free manner. The maximum latency from
the assertion to active outputs is between 2 and 6 clocks of the
internal reference clock with all differential outputs resuming
simultaneously. All stopped differential outputs must be driven
HIGH within 10 ns of OE deassertion to a voltage greater than
200 mV.
OE[3:0] Deassertion
The impact of deasserting the OE pins is that all SRC outputs
that are set in the control registers to stoppable via deassertion
of OE are to be stopped after their next transition. The final
state of all stopped SRC clocks is Low/Low.
PD# (Power down) Clarification
The CKPWRGD/PD# pin is a dual-function pin. During initial
power up, the pin functions as CKPWRGD. Once CKPWRGD
has been sampled HIGH by the clock chip, the pin assumes
PD# functionality. The PD# pin is an asynchronous active
LOW input used to shut off all clocks cleanly before shutting
off power to the device. This signal is synchronized internally
to the device before powering down the clock synthesizer. PD#
is also an asynchronous input for powering up the system.
When PD# is asserted LOW, clocks are driven to a LOW value
and held before turning off the VCOs and the crystal oscillator.
PD# (Power down) Assertion
When PD# has been sampled LOW by the internal reference
clock all differential clocks will be stopped in a glitch-free
mannter to the LOW-LOW state within their next two consec-
utive rising edges.
PD# Deassertion
The power up latency will be less than 2ms for crystal input
reference and less than 8ms for differential input reference
clock. This is the delay from the power supply reaching the
minimum value specified in the datasheet, until the time that
the part is ready to sample any latched inputs on the first rising
edge of CLKPWRGD.
After the first rising edge on the CKPWRGD this pin becmoes
PD#. After a valid rising edge on CKPWRGD/PD# pin, a time
of not more than 1.8ms is allowed for the clock device’s
internal PLL’s to power up and lock. After this time, all outputs
are enabled in a glitch-free manner within a few clock cycles
of each clock.
.
7
0
R/W
BC7
Byte count register for block read operation.
The default value for Byte count is 7.
In order to read beyond Byte 7, the user should change the byte
count limit.to or beyond the byte that is desired to be read.
6
0
R/W
BC6
5
0
R/W
BC5
4
0
R/W
BC4
3
0
R/W
BC3
2
1
R/W
BC2
1
R/W
BC1
0
1
R/W
BC0
Byte 4: Control Register 4
Byte 5: Control Register 5
Bit
@Pup
Type
Name
Description
7
1
R/W
RESERVED
6
1
R/W
SRC_AMP2
SRC amplitude adjustment
000= 300mV, 001=400mV, 010=500mV, 011= 600mV
100= 700mV, 101=800mV, 110=900mV, 111= 1000mV
50
R/W
SRC_AMP1
41
R/W
SRC_AMP0
3
1
R/W
RESERVED
2
0
R/W
RESERVED
1
0
R/W
RESERVED
0
R/W
RESERVED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27496E21A35PA | CONN RCPT 79POS BOX MNT W/PINS |
| ICS950908BGLFT | IC TIMING CTRL HUB P4 56-TSSOP |
| MS27496E21F35PA | CONN RCPT 79POS BOX MNT W/PINS |
| ICL3238ECA | IC 5DRVR/3RCVR RS232 3V 28-SSOP |
| VE-2WF-MX-F2 | CONVERTER MOD DC/DC 72V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL28PCIe14ALIT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIe Stand app to PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14LC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Std Prod applicable PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14LCT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Std Prod applicable PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14LI | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Std Prod applicable PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14LIT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Std Prod applicable PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。