- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376354 > SLA24C02-S (SIEMENS A G) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | SLA24C02-S |
| 廠商： | SIEMENS A G |
| 元件分類(lèi)： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | PLASTIC, SO-8 |
| 文件頁(yè)數(shù)： | 21/27頁(yè) |
| 文件大?。?/td> | 361K |
| 代理商： | SLA24C02-S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
SLx 24C01/02/P
Semiconductor Group
21
1998-07-27
The control byte CTx is followed by 8 parameter bytes identical to the 8 data bytes of the
page to be protected or unprotected. The data of the first entered byte must be identical
to the data byte stored at the lowest address of the current page. The other 7 bytes have
to be identical to the bytes stored in ascending address order within the same page.
A successful verification of each byte is indicated by the EEPROM by pulling the SDA
line to low (acknowledge ACK).
After verification of the last byte, the bit programming procedure is initiated by the STOP
condition. Programming is started only if all 128 bits of a page have been verified
successfully. If bit programming has taken place, the address counter points to the
uppermost address of the respective page. The write or erase cycle is finished latest
after 4 ms. Acknowledge polling may be used for speed enhancement in order to
indicate the end of the write or erase cycle (refer to
chapter 5.3
Acknowledge Polling).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SLA24C01-D-3 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLA24C01-S-3 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLA24C02-D-3 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLA24C02-S-3 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLX24C01 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SLA24C02-S/P | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-S-3 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-S-3/P | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-SR-3 | 制造商:Infineon Technologies AG 功能描述: |
| SLA24C04 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。