- 您現在的位置：買賣IC網 > PDF目錄385848 > SLX24C04P (SIEMENS AG) 4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode PDF資料下載
參數資料
| 型號： | SLX24C04P |
| 廠商： | SIEMENS AG |
| 英文描述： | 4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| 中文描述： | 4千位512 × 8位串行CMOS EEPROM的，I2C同步2線巴士，頁面保護模式 |
| 文件頁數： | 9/27頁 |
| 文件大小： | 358K |
| 代理商： | SLX24C04P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
SLx 24C04/P
Semiconductor Group
9
1998-07-27
4
After a START condition, the master always transmits a Command Byte CSW or CSR.
After the acknowledge of the EEPROM a Control Byte follows, its content and the
transmitter depend on the previous Command Byte. The description of the Command
and Control Bytes is shown in
table 2
.
Device Addressing and EEPROM Addressing
The device has an internal address counter which points to the current EEPROM
address.
The address counter is incremented
– after a data byte to be written has been acknowledged, during entry of further data
byte
– during a byte read, thus the address counter points to the following address after
reading a data byte.
Command Byte
Selects operation:
the least significant bit b0 is low for a write
operation (Chip Select Write Command Byte CSW) or set high for a
read operation (Chip Select Read Command Byte CSR).
Contains address information:
in the CSW Command Byte, the
bit position b1 is decoded for the uppermost EEPROM address bit
A8 (in the CSR Command Byte, the bit positions b3 to b1 are left
undefined, in the CSW Command Byte, the bit positions b3 and b2
as well).
Following CSW (b0 = 0):
contains the eight lower bits of the
EEPROM address (EEA) bit A7 to A0, or an additional command
byte for the handling of the protection bit.
Following CSR (b0 = 1):
contains the data read out, transmitted by
the EEPROM. The EEPROM data are read as long as the master
pulls down SDA after each byte in order to acknowledge the
transfer. The read operation is stopped by the master by releasing
SDA (no acknowledge is applied) followed by a STOP condition.
Control Byte
Table 2
Command and Control Byte for
I
2
C-Bus Addressing of Chip and EEPROM
Definition
b7
b6
b5
b4
b3
b2
CSW
1
0
1
0
x
x
CSR
1
0
1
0
x
x
EEA
A7
A6
A5
A4
A3
A2
Function
b1
A8
x
A1
b0
0
1
A0
Chip Select for Write
Chip Select for Read
EEPROM address
相關PDF資料 |
PDF描述 |
|---|---|
| SLX24C0816P | 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SLX24C164P | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SM-10 | 10-Terminal Surface-Mount Case 13.7 X 9.4 mm Nominal Footprint |
| SM03 | TVSarray Series |
| SM03 | Transient Voltage Suppressor 500 Watt |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SLX24C0816 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLX24C0816P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SLX24C164 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLX24C164P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SLX24C32 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32 Kbit 4096 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
發(fā)布緊急采購，3分鐘左右您將得到回復。