- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378696 > SM5165 (Seiko NPC Corporation) PLL Synthesizer IC PDF資料下載
參數(shù)資料
| 型號： | SM5165 |
| 廠商： | Seiko NPC Corporation |
| 英文描述： | PLL Synthesizer IC |
| 中文描述： | PLL合成器集成電路 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 89K |
| 代理商： | SM5165 |
SM5165AV
NIPPON PRECISION CIRCUITS—5
FUNCTIONAL DESCRIPTION
Operating Frequency Divider
(N-counter) Structure
The operating frequency divider generates a compar-
ator frequency signal (FV), which is input to the
phase comparator, by dividing the VCO signal input
on pin FIN.
The operating frequency divider is comprised by
dual modulus prescalers, a 5-bit swallow counter and
a 13-bit main counter.
The settings for the dual modulus prescaler (P and P
+ 1), swallow counter (S) and main counter (M) are
related to the comparator frequency divider ratio by:
The counter value ranges are P = 32, P + 1 = 33, S =
0 to 31, and M = 32 to 8191. Therefore, the compara-
tor frequency divider ratio range N is 1056 to
262143.
Reference Frequency Divider
(R-counter) Structure
The reference frequency divider generates a compar-
ator frequency signal (FR), which is input to the
phase comparator, by dividing the reference oscilla-
tor frequency input either from an external signal on
XIN or from a crystal oscillator connected between
XIN and XOUT.
The reference frequency divider is comprised by a
fixed divide-by-8 prescaler and an 11-bit reference
counter.
N
P
1
+
(
)
S
P M
S
–
)
+
×
=
PM
S
+
=
The settings for the prescaler (A = 8) and reference
counter (R) are related to the reference frequency
divider ratio by:
The counter value ranges are A = 8 and B = 5 to
2047. Therefore, the reference frequency divider
ratio range is R = 40 to 16376.
Input Data
The input data should be specified keeping in mind
both the V
DD2
and V
DD3
supplies. The data is input
using CLK, DATA and LE pins into the shift register
and latch which operate from the V
ever, the input voltages can be specified using either
the V
DD2
or V
DD3
supply levels.
The control data input uses a 3-line 23-bit serial
interface comprising the clock (CLK), data input
(DATA) and latch enable (LE). The data is input with
the MSB first. The last (23rd) bit is used as the latch
select control bit. Data is written to the shift register
on the rising edge of the clock signal. Accordingly,
the data should change state on the falling edge of
the clock signal. Data is transferred from the shift
register to the latch when the latch enable (LE) sig-
nal goes HIGH. Accordingly, the latch enable signal
should be held LOW while data is being written to
the shift register.
DD2
supply. How-
The clock and data input signals are both ignored
when the latch enable signal goes HIGH.
R
AB
8B
=
=
Input data format
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
MSB
CLK
DATA
LE
18
18
19
19
20
20
21
21
22
22
23
LSB
CONTROL
23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM5165AV | PLL Synthesizer IC |
| SM5166 | MINIATURE POWER RELAY |
| SM5166AV | PLL Synthesizer IC |
| SM5302A | 3-channel Video Buffer with Built-in wideband LPF |
| SM5302AS | 3-channel Video Buffer with Built-in wideband LPF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM5165AV | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:PLL Synthesizer IC |
| SM5166 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:PLL Synthesizer IC |
| SM5166AV | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:PLL Synthesizer IC |
| SM5168 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:PLL Synthesizer IC |
| SM5168AX | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:PLL Synthesizer IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。