- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378698 > SM5904BF (Seiko NPC Corporation) compression and non compression type shock-proof memory controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SM5904BF |
| 廠(chǎng)商： | Seiko NPC Corporation |
| 英文描述： | compression and non compression type shock-proof memory controller |
| 中文描述： | 壓縮和非壓縮式防震內(nèi)存控制器 |
| 文件頁(yè)數(shù)： | 3/35頁(yè) |
| 文件大?。?/td> | 266K |
| 代理商： | SM5904BF |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
NIPPON PRECISION CIRCUITS-3
SM5904BF
Pin number
Pin name
I/O
Function
Setting
H
L
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
VDD2
UC1
UC2
UC3
UC4
VSS2
DIT
NTEST1
CLK
VSS1
YSRDATA
YLRCK
YSCK
ZSCK
ZLRCK
ZSRDATA
YFLAG
YFCLK
YBLKCK
NRESET
ZSENSE
VDD1
YDMUTE
YMLD
YMDATA
YMCLK
NTEST2
NCAS2
D2
D3
D0
D1
NWE
NRAS
A9
A8
A7
A6
A5
A4
A0
A1
A2
A3
-
VDD supply pin
Ip/O
Ip/O
Ip/O
Ip/O
-
O
Ip
I
-
I
I
I
O
O
O
I
I
I
I
O
-
I
I
I
I
Ip
O
Ip/O
Ip/O
Ip/O
Ip/O
O
O
O
O
O
O
O
O
O
O
O
O
Microcontroller interface extension I/O 1
Microcontroller interface extension I/O 2
Microcontroller interface extension I/O 3
Microcontroller interface extension I/O 4
Ground
Digital audio interface
Test pin
16.9344 MHz clock input
Ground
Audio serial input data
Audio serial input LR clock
Audio serial input bit clock
Audio serial output bit clock
Audio serial output LR clock
Audio serial output data
Signal processor IC RAM overflow flag
Crystal-controlled frame clock
Subcode block clock signal
System reset pin
Microcontroller interface status output
VDD supply pin
Forced mute pin
Microcontroller interface latch clock
Microcontroller interface serial data
Microcontroller interface shift clock
Test pin
DRAM2 CAS control(Use External DRAM)
DRAM data input/output 2
DRAM data input/output 3
DRAM data input/output 0
DRAM data input/output 1
DRAM WE control
DRAM RAS control
DRAM address 9
DRAM address 8
DRAM address 7
DRAM address 6
DRAM address 5
DRAM address 4
DRAM address 0
DRAM address 1
DRAM address 2
DRAM address 3
Test
Left channel
Right channel
Left channel
Right channel
Overflow
Reset
Mute
Test
Ip : Input pin with pull-up resistor Ip/O : Input/Output pin (With pull-up resistor when in input mode)
28, 33 to 44 pins for high-impedance output and 29 to 32 pins for input pull-up condition except for using external DRAM.
Pin description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM5904CF | compression and non compression type |
| SM5905AF | compression and non compression type shock-proof memory controller |
| SM5906AF | Shock-proof Memory Controller for Video CD Players |
| SM5907 | compression and non compression type shock-proof memory controller |
| SM5907AF | compression and non compression type shock-proof memory controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM5904CF | 制造商:NPC 制造商全稱(chēng):Nippon Precision Circuits Inc 功能描述:compression and non compression type |
| SM5905AF | 制造商:NPC 制造商全稱(chēng):Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5906AF | 制造商:NPC 制造商全稱(chēng):Nippon Precision Circuits Inc 功能描述:Shock-proof Memory Controller for Video CD Players |
| SM5907 | 制造商:NPC 制造商全稱(chēng):Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5907AF | 制造商:NPC 制造商全稱(chēng):Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。