![](http://datasheet.mmic.net.cn/300000/SN54ABT16377_datasheet_16213216/SN54ABT16377_1.png)
SN54ABT16377, SN74ABT16377
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLOCK ENABLE
SCBS206 – OCTOBER 1992 – REVISED JULY 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1993, Texas Instruments Incorporated
3–1
Members of the Texas Instruments
Widebus
Family
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS Design
Significantly Reduces Power Dissipation
ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model (C = 200 pF,
R = 0)
Latch-Up Performance Exceeds 500 mA
Per JEDEC Standard JESD-17
Typical V
OLP
(Output Ground Bounce)
< 0.8 V at V
CC
= 5 V, T
A
= 25
°
C
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes
PCB Layout
High-Drive Outputs (–32-mA I
OH
,
64-mA I
OL
)
Packaged in Plastic 300-mil Shrink
Small-Outline Packages and 380-mil
Fine-Pitch Ceramic Flat Packages Using
25-mil Center-to-Center Spacings
description
The
′
ABT16377 is a 16-bit positive-edge-triggered
D-type flip-flop with a clock (1CLK or 2CLK) input.
It is particularly suitable for implementing buffer
and storage registers, shift registers, and pattern
generators.
The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock input,
the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
Data input information that meets the setup time requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse if the common clock-enable (1CLKEN or 2CLKEN) input is low. Clock
triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going
pulse. When the buffered clock input is at either the high or low level, the D input signal has no effect at the output.
The circuits are designed to prevent false clocking by transitions at CLKEN.
The SN74ABT16377 is available in TI’s shrink small-outline package (DL), which provides twice the I/O pin
count and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN54ABT16377 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C.
The SN74ABT16377 is characterized for operation from –40
°
C to 85
°
C.
SN54ABT16377 . . . WD PACKAGE
SN74ABT16377 . . . DL PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1CLKEN
1Q1
1Q2
GND
1Q3
1Q4
V
CC
1Q5
1Q6
GND
1Q7
1Q8
2Q1
2Q2
GND
2Q3
2Q4
V
CC
2Q5
2Q6
GND
2Q7
2Q8
2CLKEN
1CLK
1D1
1D2
GND
1D3
1D4
V
CC
1D5
1D6
GND
1D7
1D8
2D1
2D2
GND
2D3
2D4
V
CC
2D5
2D6
GND
2D7
2D8
2CLK
Widebus and EPIC-
ΙΙ
B are trademarks of Texas Instruments Incorporated.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
P