參數(shù)資料
型號(hào): SN54ABT8996JT
廠商: Texas Instruments, Inc.
英文描述: 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
中文描述: 10位可尋址掃描港口多點(diǎn)尋址IEEE標(biāo)準(zhǔn)1149.1的JTAG技術(shù)咨詢收發(fā)器
文件頁數(shù): 3/40頁
文件大?。?/td> 564K
代理商: SN54ABT8996JT
SN54ABT8996, SN74ABT8996
10-BIT ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS489C – AUGUST 1994 – REVISED APRIL 1999
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FUNCTION TABLE
INPUTS
SHADOW-PROTOCOL
RESULT
OUTPUTS
PRIMARY-TO-SECONDARY
CONNECT STATUS
BYP
PTRST
STRST
L
STCK
PTCK
STMS
H
STDO
PTDI
PTDO
STDI
CON
L
L
L
BYP/TRST
L
H
H
PTCK
PTMS
PTDI
STDI
L
BYP
H
L
L
PTCK
H
Z
Z
H
TRST
H
H
RESET
H
PTCK
H
Z
Z
H
RESET
H
H
MATCH
H
PTCK
PTMS
STMS0§
STMS0§
STMS0§
PTMS
PTDI
STDI
L
ON
H
H
NO MATCH
HARD ERROR
H
PTCK
Z
Z
H
OFF
H
H
H
PTCK
Z
Z
H
OFF
H
H
DISCONNECT
H
PTCK
Z
Z
H
OFF
H
H
TEST SYNCHRONIZATION
H
PTCK
PTDI
Z
L
MULTICAST
Shadow protocols are received serially via PTCK and PTDI and acknowledged serially via PTCK and PTDO under certain conditions in which
PTMS is static low or static high (see shadow protocol). The result shown here follows any required acknowledgement.
In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST
connect status ensures that this condition is met at STMS regardless of the applied PTMS. Also, it is recommended that STMS be kept high for
a minimum duration of 5 PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures
that ICs both with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that in normal application, this condition
will only occur when BYP is fixed at the low state. In such case, upon release of PTRST, the ASP immediately resumes the BYP connect status.
§STMS level before indicated steady-state conditions were established
The shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated are
considered hard errors and cause disconnect as indicated.
functional block diagram
CON
Shadow-Protocol
Receive
1D
PTCK
PTRST
VCC
STCK
STRST
STMS
PTMS
VCC
PTDI
VCC
STDO
STDI
VCC
PTDO
BYP
VCC
A9–A0
VCC
Connect Control
Shadow-Protocol
Transmit
C1
S
9
12
10
11
17
6
16
13
15
14
8
18
Pin numbers shown are for the DW, JT, and PW packages.
20–24,
1–5
相關(guān)PDF資料
PDF描述
SN54ABTE16246 11-Bit Incident-Wave Switching Bus Transceivers(11位入射波開關(guān)總線收發(fā)器(三態(tài),開路集電極輸出))
SN54ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABTH162245DGG 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABTH162245DGV 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTH162245WD 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABTE16245 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16245_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16245WD 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTE16246 制造商:TI 制造商全稱:Texas Instruments 功能描述:11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SN54ABTE16246WD 制造商:TI 制造商全稱:Texas Instruments 功能描述:11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS