參數(shù)資料
型號(hào): SN74LS196D
廠商: MOTOROLA INC
元件分類: 通用總線功能
英文描述: 4-STAGE PRESETTABLE RIPPLE COUNTERS
中文描述: LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PDSO14
封裝: SOIC-14
文件頁(yè)數(shù): 5/8頁(yè)
文件大小: 227K
代理商: SN74LS196D
5-376
FAST AND LS TTL DATA
SN54/74LS196
SN54/74LS197
AC CHARACTERISTICS
(TA = 25
°
C)
Symbol
Parameter
Limits
Unit
Test Conditions
LS196
LS197
Min
Typ
Max
Min
Typ
Max
fMAX
tPLH
tPHL
Maximum Clock Frequency
30
40
30
40
MHz
CL = 15 pF
CP0 Input to
Q0 Output
8.0
13
15
20
8.0
14
15
21
ns
VCC = 5.0 V
tPLH
tPHL
CP1 Input to
Q1 Output
16
22
24
33
12
23
19
35
ns
tPLH
tPHL
CP1 Input to
Q2 Output
38
41
57
62
34
42
51
63
ns
tPLH
tPHL
CP1 Input to
Q3 Output
12
30
18
45
55
63
78
95
ns
tPLH
tPHL
Data to Output
20
29
30
44
18
29
27
44
ns
tPLH
tPHL
PL Input to
Any Output
27
30
41
45
26
30
39
45
ns
tPHL
MR Input to Any Output
34
51
34
51
ns
AC SETUP REQUIREMENTS
(TA = 25
°
C)
Symbol
Parameter
Limits
Unit
Test Conditions
LS196
LS197
Min
Typ
Max
Min
Typ
Max
tW
tW
tW
tW
ts
ts
th
CP0 Pulse Width
CP1 Pulse Width
PL Pulse Width
20
20
ns
VCC = 5.0 V
30
30
ns
20
20
ns
MR Pulse Width
15
15
ns
Data Input Setup Time — HIGH
10
10
ns
Data Input Setup Time — LOW
15
15
ns
Data Hold Time — HIGH
10
10
ns
th
trec
Data Hold Time — LOW
10
10
ns
Recovery Time
30
30
ns
DEFINITIONS OF TERMS
SETUP TIME (ts) — is defined as the minimum time required
for the correct logic level to be present at the logic input prior to
the clock transition from HIGH to LOW in order to be recog-
nized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time following
the clock transition from HIGH to LOW that the logic level must
be maintained at the input in order to ensure continued recog-
nition. A negative HOLD TIME indicates that the correct logic
level may be released prior to the clock transition from HIGH to
LOW and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from HIGH to LOW in order to recognize and transfer
LOW Data to the Q outputs.
相關(guān)PDF資料
PDF描述
SN74LS196N Demonstration Circuit Board for AMMP-6530 (Mixer)
SN74LS197D Demonstration Circuit Board
SN74LS197N Demonstration circuit board for MGA-81563 and MGA-82563
SN54LS249 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS
SN74LS249 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LS196FN 制造商:. 功能描述:
SN74LS196N 制造商:ON Semiconductor 功能描述:
SN74LS197N 制造商:Texas Instruments 功能描述:
SN74LS19AD 功能描述:變換器 Hex Schmitt-Trigger 變換器 RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74LS19ADB 制造商:Rochester Electronics LLC 功能描述:- Bulk