- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376410 > SN74LSXXXN (Motorola, Inc.) UNIVERSAL 4-BIT SHIFT REGISTER PDF資料下載
參數(shù)資料
| 型號： | SN74LSXXXN |
| 廠商： | Motorola, Inc. |
| 英文描述： | UNIVERSAL 4-BIT SHIFT REGISTER |
| 中文描述： | 通用4位移位寄存器 |
| 文件頁數(shù)： | 4/6頁 |
| 文件大小： | 220K |
| 代理商： | SN74LSXXXN |
5-369
FAST AND LS TTL DATA
SN54/74LS195A
DEFINITIONS OF TERMS
SETUP TIME(ts) —is defined as the minimum time required
for the correct logic level to be present at the logic input prior
to the clock transition from LOW to HIGH in order to be
recognized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time following
the clock transition from LOW to HIGH that the logic level must
be maintained at the input in order to ensure continued
recognition. A negative HOLD TIME indicates that the correct
logic level may be released prior to the clock transition from
LOW to HIGH and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW to HIGH in order to recognize and transfer
HIGH Data to the Q outputs.
AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 1. Clock to Output Delays and
Clock Pulse Width
Figure 3. Setup (ts) and Hold (th) Time for Serial Data
(J & K) and Parallel Data (P0, P1, P2, P3)
Figure 2. Master Reset Pulse Width, Master Reset
to Output Delay and Master Reset to Clock
Recovery Time
Figure 4. Setup (ts) and Hold (th) Time for PE Input
!
!! $ ! %
"!
#
#
#
#
"!"!
*
*
*
*
-+')
-+')
-,
-
,
!
!
! !
#
!
!
!" ! !
%
"!"!
"!"!
"!"!
-,
-(
-
(
-(
-,
-(
-,
-
-
-,
-+'&
-
.#
#
#
#
#
#
#
#
#
-$
!
-$
#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LS195D | UNIVERSAL 4-BIT SHIFT REGISTER |
| SN74LS195N | UNIVERSAL 4-BIT SHIFT REGISTER |
| SN54LS197J | 4-STAGE PRESETTABLE RIPPLE COUNTERS |
| SN74LS196D | 4-STAGE PRESETTABLE RIPPLE COUNTERS |
| SN74LS196N | Demonstration Circuit Board for AMMP-6530 (Mixer) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LV00AD | 功能描述:邏輯門 Quad 2-In Pos NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74LV00AD | 制造商:Texas Instruments 功能描述:GATE / INVERTER LOGIC IC |
| SN74LV00ADBR | 功能描述:邏輯門 Quad 2-In Pos NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74LV00ADBRG4 | 功能描述:邏輯門 Quadruple 2-Input Positive-NAND gates RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74LV00ADE4 | 功能描述:邏輯門 Quadruple 2-Input Positive-NAND gates RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。