- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373467 > SNJ54AC563FK (Texas Instruments, Inc.) OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號： | SNJ54AC563FK |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| 中文描述： | 八路?- 3型透明鎖存態(tài)輸出 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 392K |
| 代理商： | SNJ54AC563FK |
SCAS552C NOVEMBER 1995 REVISED OCTOBER 2003
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2-V to 6-V V
CC
Operation
Inputs Accept Voltages to 6 V
Max t
pd
of 9 ns at 5 V
3-State Inverting Outputs Drive Bus Lines
Directly
Full Parallel Access for Loading
Flow-Through Architecture to Optimize
PCB Layout
description/ordering information
The ’AC563 devices are octal D-type transparent
latches with 3-state outputs. When the
latch-enable (LE) input is high, the Q outputs
follow the complements of the data (D) inputs.
When LE is taken low, the Q outputs are latched
at the inverse logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low logic levels) or the
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines without need for interface or pullup
components.
OE does not affect internal operations of the
latches. Old data can be retained or new data can
be entered while the outputs are in the
high-impedance state.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP N
Tube
SN74AC563N
SN74AC563N
SOIC DW
Tube
SN74AC563DW
AC563
Tape and reel
SN74AC563DWR
°
C to 85
°
C
40
SOP NS
Tape and reel
SN74AC563NSR
AC563
SSOP DB
Tape and reel
SN74AC563DBR
AC563
TSSOP PW
Tube
SN74AC563PW
AC563
Tape and reel
SN74AC563PWR
CDIP J
Tube
SNJ54AC563J
SNJ54AC563J
55 C to 125 C
CFP W
Tube
SNJ54AC563W
SNJ54AC563W
LCCC FK
Tube
SNJ54AC563FK
SNJ54AC563FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1D
2D
3D
4D
5D
6D
7D
8D
GND
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
LE
SN54AC563 . . . J OR W PACKAGE
SN74AC563 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2Q
3Q
4Q
5Q
6Q
3D
4D
5D
6D
7D
2
1
O
8
7
1
8
G
C
V
C
SN54AC563 . . . FK PACKAGE
(TOP VIEW)
!"#
#$#
#%&!$#
&&"#
$ % '()$#
$"* &
#%&!
,$&&$#-*
"#.
'"%$#
&#
'$&$!""&*
'"& " "&! % "+$
'&"#.
#&!"#
$#$&
"
# #""$&)-
#)"
% $))
Copyright
2003, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關PDF資料 |
PDF描述 |
|---|---|
| SNJ54AC563J | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SNJ54AC563W | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN74AC563DWRE4 | Low-Voltage Quad 2-Input AND Gate with 5V-Tolerant Inputs, Pb-Free; Package: TSSOP-14; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500 |
| SN74AC563NSR | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN74AC563NSRE4 | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54AC563J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SNJ54AC563W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SNJ54AC564FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SNJ54AC564J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SNJ54AC564W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復。