- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98140 > SNJ54LV27AJ (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NOR GATE, CDIP14 PDF資料下載
參數(shù)資料
| 型號(hào)： | SNJ54LV27AJ |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 門(mén)電路 |
| 英文描述： | LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NOR GATE, CDIP14 |
| 封裝： | CERAMIC, DIP-14 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 581K |
| 代理商： | SNJ54LV27AJ |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
SN54LV27A, SN74LV27A
TRIPLE 3INPUT POSITIVENOR GATE
SCES341E SEPTEMBER 2000 REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D 2-V to 5.5-V VCC Operation
D Max tpd of 7 ns at 5 V
D Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
D Typical VOHV (Output VOH Undershoot)
>2.3 V at VCC = 3.3 V, TA = 25°C
D Ioff Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
These triple 3-input positive-NOR gates are
designed for 2-V to 5.5-V VCC operation.
The ’LV27A devices perform the Boolean function
Y = A + B + C or Y = A
B C in positive logic.
These
devices
are
fully
specified
for
partial-power-down applications using Ioff. The Ioff
circuitry
disables
the
outputs,
preventing
damaging current backflow through the devices
when they are powered down.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 50
SN74LV27AD
LV27A
SOIC D
Reel of 2500
SN74LV27ADR
LV27A
SOP NS
Reel of 2000
SN74LV27ANSR
74LV27A
40
°C to 85°C
SSOP DB
Reel of 2000
SN74LV27ADBR
LV27A
40
°C to 85°C
Tube of 90
SN74LV27APW
TSSOP PW
Reel of 2000
SN74LV27APWR
LV27A
TSSOP PW
Reel of 250
SN74LV27APWT
LV27A
TVSOP DGV
Reel of 2000
SN74LV27ADGVR
LV27A
CDIP J
Tube of 25
SNJ54LV27AJ
55
°C to 125°C
CFP W
Tube of 150
SNJ54LV27AW
55 C to 125 C
LCCC FK
Tube of 55
SNJ54LV27AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
SN54LV27A ...FK PACKAGE
(TOP VIEW)
SN54LV27A ...J OR W PACKAGE
SN74LV27A ... D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
32 1 20 19
910 11 1213
4
5
6
7
8
18
17
16
15
14
1Y
NC
3C
NC
3B
2A
NC
2B
NC
2C
1B
1A
NC
3Y
3A
V
1C
2Y
GND
NC
CC
NC No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
2A
2B
2C
2Y
GND
VCC
1C
1Y
3C
3B
3A
3Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV32AW | LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, CDFP14 |
| SNJ54LV393AW | LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP14 |
| SN74LV393ADE4 | LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO14 |
| SNJ54LV540AJ | LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20 |
| SNJ54LV540AFK | LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。