參數(shù)資料
型號: SNV54HC08J
廠商: Texas Instruments, Inc.
英文描述: QUADRUPLE 2-INPUT POSITIVE-AND GATES
中文描述: 四2輸入陽性與門
文件頁數(shù): 10/16頁
文件大?。?/td> 538K
代理商: SNV54HC08J
MECHANICAL DATA
MLCC006B – OCTOBER 1996
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
4040140/D 10/96
28 TERMINAL SHOWN
B
0.358
(9,09)
MAX
(11,63)
0.560
(14,22)
0.560
(14,22)
0.458
0.858
(21,8)
1.063
(27,0)
A
NO. OF
TERMINALS
MIN
MAX
0.358
(9,09)
0.660
(16,76)
0.761
(19,32)
0.458
(11,63)
0.342
(8,69)
MIN
(11,23)
(16,26)
0.640
0.739
(18,78)
0.442
0.962
(24,43)
1.165
(29,59)
(23,83)
0.938
(28,99)
1.141
**
20
28
52
44
68
84
0.020 (0,51)
0.010 (0,25)
0.080 (2,03)
0.064 (1,63)
(7,80)
0.307
(10,31)
0.406
(12,58)
0.495
(12,58)
0.495
(21,6)
0.850
(26,6)
1.047
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
12
13
14
15
16
18
17
11
10
8
9
7
5
4
3
2
0.020 (0,51)
0.010 (0,25)
6
1
28
26
27
19
21
B SQ
A SQ
22
23
24
25
20
0.055 (1,40)
0.045 (1,14)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
相關(guān)PDF資料
PDF描述
SNV54HC08W QUADRUPLE 2-INPUT POSITIVE-AND GATES
SPAK56857BU120 120 MIPS Hybrid Processor
SPAKMC331MFV16 User’s Manual
SPAKMC331MFV20 User’s Manual
SPAKMC331MPV16 User’s Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNV54HC08W 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-AND GATES
SNV54HC132J 制造商:Texas Instruments 功能描述:ORDER 5962-8984502VCA - Rail/Tube
SNV54HC132W 制造商:Texas Instruments 功能描述:NAND GATE 4-ELEM 2-IN CMOS 14CFPAK - Rail/Tube
SNV54HC164J 制造商:Texas Instruments 功能描述:8-BIT SER-IN/PAR-OUT SHFTR - Rail/Tube
SNV54HC164W 制造商:Texas Instruments 功能描述:8-BIT SER-IN/PAR-OUT SHFTR - Rail/Tube