參數(shù)資料
型號(hào): SP674BS
元件分類: 串行ADC
英文描述: 12-Bit Sampling A/D Converters
中文描述: 12位采樣的A / D轉(zhuǎn)換器
文件頁數(shù): 6/14頁
文件大?。?/td> 204K
代理商: SP674BS
8
R/C
CE
COWAIT FOR
BUS READ
CONVERSION
VIN
CDAC VOLTAGE
0 VOLTS
t(ACQ)
ACTIME
ACQUISITION TIME =
the input which will upset the buffer output and
may add error to the conversion itself.
Furthermore, the isolation of the input after the
acquisition time in the
HS574A/SP674A
allows
the user an opportunity to release the hold on an
external sample-and-hold and start it tracking
the next sample. This will increase system
throughput with the user's existing components.
When using an external S/H, the
HS574A/
SP674A
acts as any other 574–type device be-
cause the internal S/H is transparent. The sample/
hold function in the
HS574A/SP674A
is inher-
ent to the capacitor DAC structure, and its timing
characteristics are determined by the internally
generated clock. However, for multiplexer op-
eration, the internal S/H may eliminate the need
for an external S/H. The operation of the S/H
function is internal to the
HS574A/SP674A
and
is controlled through the normal R/C control line
(refer to
Figure 3
). When the R/C line makes a
negative transition, the
HS574A/SP674A
starts
the timing of the sampling and conversion. The
first two clock cycles are allocated to signal
Figure 3. Sample–and–Hold Function
Figure 1. Aperture Uncertainty
acquisition of the input by the CDAC (this time
is defined as t
). Following these two cycles,
the input sample is taken and held. The A/D
conversion follows this cycle with the duration
controlled by the internal clock cycle, which is
determined by the specific product model. Note
that because the sample is taken relative to the
R/C transition, t
is also the traditional “aper-
ture delay” of this internal sample and hold.
Since t
is measured in clock cycles, its
duration will vary with the internal clock
frequency. This results in T
= 2.9
μ
sec
±
1.1
μ
secs between units and over temperatures.
Offset, gain and linearity errors of the S/H cir-
cuit, as well as the effects of its droop rate, are
included in the overall specs for the
HS574A/
SP674A
.
USING THE SPX74A SERIES
Typical Interface Circuit
The
HS574A/SP674A
is a complete A/D con-
verter that is fully operational when powered up
and issued a Start Convert Signal. Only a few
external components are necessary.
Figure 4
depicts a typical interface circuit for operating
the
HS574A/SP674A
in a unipolar input mode.
Figure 5
depicts a typical interface circuit for
operating the
HS574A/SP674A
in a bipolar in-
put mode. Further information is given in the
following sections on these connections, but first
a few considerations concerning board layout to
achieve the best operation.
For each application of this device, strict atten-
tion must be given to power supply decoupling,
board layout (to reduce pickup between analog
V
ERROR
t
SAMPLE
POINT
V
ERROR
=
tdv
dt
25pF
R
EQ
= 4K
at any range.
T = R
EQ
x C
EQ
= 100ns.
Figure 2. Equivalent SP574A Input Circuit
相關(guān)PDF資料
PDF描述
SP674BT 12-Bit Sampling A/D Converters
SP6828-5EK +3V Low Power Voltage Inverters
SP6828EK +3V Low Power Voltage Inverters
SP6828TR +3V Low Power Voltage Inverters
SP6828 3V Low Power Charge Pump Voltage Inverters(3V,12kHz,低功耗電荷泵電壓反相器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP674BT 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit Sampling A/D Converters
SP67596 制造商:L COM 功能描述:CA DB50F DB50M CST WIR 2.5F 制造商:L-com Inc 功能描述:CA DB50F DB50M CST WIR 2.5F
SP-67-B 制造商:Triad Magnetics 功能描述:SP-67 Series 300 Hz to 100 kHz Triad High Reliability Audio Transformer
SP68 功能描述:變壓器音頻和信號(hào) 10K 10K CT/2K SPLIT PRI/SEC RED SPEC RoHS:否 制造商:Skyworks Solutions, Inc. 頻率范圍:810 MHz to 960 MHz 初級(jí)線圈阻抗: 次級(jí)線圈阻抗: 絕緣電壓:23 dB 工作溫度范圍:- 40 C to + 85 C 端接類型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 產(chǎn)品:Splitters and Combiners
SP-68 功能描述:TRANS 10K/10KCT 2.5K SPLIT AUDIO RoHS:是 類別:變壓器 >> 音頻 系列:- 標(biāo)準(zhǔn)包裝:1 系列:TTC 變壓器類型:數(shù)據(jù)/音頻耦合 電流:- 阻抗:600 主,490CT 副 插入損耗:1.5dB 安裝類型:表面貼裝 尺寸/尺寸:13.50mm L x 14.00mm W 高度 - 座高(最大):10.40mm 端接類型:鷗翼型 其它名稱:MT7210CT