- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372199 > SP8510 12-Bit Sampling A/D Converters PDF資料下載
參數(shù)資料
| 型號(hào)： | SP8510 |
| 元件分類： | 串行ADC |
| 英文描述： | 12-Bit Sampling A/D Converters |
| 中文描述： | 12位采樣的A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 171K |
| 代理商： | SP8510 |
48
CS
R/C
HBE
BUSY
OPERATION
1
X
X
1
None – outputs in Hi-Z state.
0
1
0
0
1
Holds signal and initiates conversion.
0
1
0
1
Output three-state buffers enabled once
conversion has finished.
0
1
1
1
Enable hi-byte in 8-bit bus mode.
0
1
0
1
1
Inhibit start of conversion.
0
0
1
1
None – outputs in Hi-Z state.
X
X
X
0
Conversion in progress. Outputs Hi-Z
state. New conversion inhibited until
present conversion has finished.
Table 1. Control Line Functions
in
Table 2
. No other combination of states or transi-
tions will initiate a conversion. Conversion is inhibited
if either CS or HBE are HIGH, or if BUSY is LOW.
CS and HBE should be stable a minimum of 25ns
prior to the transition on R/C. Timing relationships for
start of conversion are illustrated in
Figure 7
.
The BUSY output indicates the current state of the
converter by being LOW only during conversion.
During this time the three-state output buffers remain
in a Hi-Z state, and therefore data cannot be read
during conversion. During this period, additional
transitions on the three digital inputs (CS, R/C and
HBE) will be ignored, so that conversion cannot be
prematurely terminated or restarted.
Internal Clock
The
SP85XX Series
has an internal clock that is
factory trimmed to achieve the typical conversion
times given in the specifications, and a maximum
conversion time over the full operating tempera-
ture range of 2.7
μ
s, 4.7
μ
s or 9.7
μ
s, depending on
the model. No external adjustments are required,
and with the guaranteed maximum acquisition
time of 300ns, throughput performance is assured
with convert pulses as close as 3
μ
s for the
SP8503
.
Reading Data
After conversion is initiated, the output buffers remain
in a Hi-Z state until the following three logic condi-
tions are simultaneously met: R/C is HIGH, BUSY is
HIGH and CS is LOW. Upon satisfying these condi-
tions, the data lines are enabled according to the state
of HBE. See
Figure 7
for timing relationships and
specifications.
CALIBRATION...
Optional External Gain And Offset Trim
Offset and full-scale errors may be trimmed to zero
using external offset and full-scale trim potenti-
ometers connected to the
SP85XX Series
as shown
in
Figure 3
.
If adjustment of offset and full scale is not required,
connections as shown in
Figure 2
should be used.
all TTL/CMOS compatible. The functions of the
control lines are shown in
Table 1
.
For stand-alone operation, control of the
SP85XX
Series
is accomplished by a single control line
connected to R/C. In this mode, CS and HBE are
connected to GND. The output data are presented
as 12-bit words. The stand-alone mode is used in
systems containing dedicated input ports which do
not require full bus interface capability.
Conversion is initiated by a HIGH-to-LOW transition
on R/C. The three-state data output buffers are enabled
when R/C is HIGH and BUSY is HIGH. Thus, there
are two possible modes of operation: conversion can
be initiated with either positive or negative pulses. In
either case, the R/C pulse must remain LOW a
minimum of 40ns.
Figure 5
illustrates timing when conversion is initi-
ated by an R/C pulse which goes LOW and returns
HIGH during the conversion. In this case (Convert
Mode), the three-state outputs go into the Hi-Z state in
response to the falling edge of R/C, and are enabled for
external access to the data after completion of the
conversion.
Figure 6
illustrates the timing when conversion is
initiated by a positive R/C pulse. In this mode (Read
Mode), the output data from the previous conversion
is enabled during the HIGH portion of R/C. A new
conversion starts on the falling edge of R/C, and the
three-state outputs return to the Hi-Z state until the next
occurrence of a HIGH on R/C.
Conversion Start
A conversion is initiated on the
SP85XX Series
only
by a negative transition occurring on R/C, as shown
Figure 2. a)
±
10V Range b)
±
5V Range — Without Trims
2
3
Input
SP8503/05/10
2
3
I±5V
SP8503/05/10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP8510KN | 12-Bit Sampling A/D Converters |
| SP8510KS | 12-Bit Sampling A/D Converters |
| SP8527 | Micropower Sampling 10-Bit A/D Converter |
| SP8527BN | Micropower Sampling 10-Bit A/D Converter |
| SP8527BS | Micropower Sampling 10-Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SP8510KN | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit Sampling A/D Converters |
| SP8510KS | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit Sampling A/D Converters |
| SP852120 | 制造商:CELDUC 制造商全稱:celduc-relais 功能描述:Power Solid State Relay |
| SP8527 | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Micropower Sampling 10-Bit A/D Converter |
| SP8527BN | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Micropower Sampling 10-Bit A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。