參數(shù)資料
型號: SP8510KN
元件分類: 串行ADC
英文描述: 12-Bit Sampling A/D Converters
中文描述: 12位采樣的A / D轉(zhuǎn)換器
文件頁數(shù): 10/12頁
文件大?。?/td> 171K
代理商: SP8510KN
52
AC DYNAMIC TIMING DATA
Naturally, transients on the analog input signal are to
be avoided, especially at times within
±
20ns of R/C
going LOW, when they may be trapped as part of the
charge on the capacitor array. This requires careful
layout of the circuit in front of the
SP85XX Series.
Finally, in multiplexed systems, the timing relative to
when the multiplexer is switched may affect the
analog performance of the system. In most applica-
tions, the multiplexer can be switched as soon as R/C
goes LOW (with appropriate delays), but this may
affect the conversion if the switched signal shows
glitches or significant ringing at the
SP85XX Series
input. Whenever possible, it is safer to wait until the
conversion is completed before switching and multi-
plexer. The extremely fast acquisition time and con-
version time of the
SP85XX Series
make this practi-
cal in many applications.
Although not normally required, it is also good prac-
tice to avoid glitches from coupling to the
SP85XX
Series
while bit decisions are being made. Since the
above discussion calls for a fast, clean rise and fall on
R/C, it makes sense to keep the rising edge of the
convert pulse outside the time when bit decisions are
being made. In other words, the convert pulse should
either be short (under 100ns so that it transitions before
the MSB decision), or relatively long (over 2.75
μ
s to
transition after the LSB decision).
Next, although the data outputs are forced into a Hi-Z
state during conversion, fast bus transients can still be
capacitively coupled into the
SP85XX Series.
If the
data bus experiences fast transients during conver-
sion, these transients can be attenuated by adding a
logic buffer to the data outputs. The BUSY output can
be used to enable the buffer.
SYMBOL/PARAMETER
MIN .
TYP.
MAX.
UNITS
t
W
t
DBC
t
B
t
AP
t
AP
t
C
t
DBE
t
DB
t
A
t
A
+ t
C
R/C Pulse Width
BUSY delay from R/C
BUSY LOW
Aperture Delay
Aperture Jitter
Conversion Time
BUSY from End of Conversion
BUSY Delay after Data Valid
Acquisition Time
Throughput Time
SP8503
SP8505
SP8510
Valid Data Held After R/C LOW
CS or HBE LOW before R/C Falls
CS or HBE LOW after R/C Falls
Data Valid from CS LOW, R/C HIGH, and HBE
in Desired State (Load = 100pF)
Delay to Hi-Z State after R/C Falls or
CS Rises (3K
Pullup or Pulldown
All parameters Guaranteed By Design.
40
ns
ns
μ
s
ns
80
2.47
13
150
2.5
100
75
130
150
2.7
ps, rms
2.70
μ
s
ns
ns
ns
25
200
300
3.0
5.0
10.0
20
25
25
μ
s
μ
s
μ
s
ns
ns
ns
ns
t
HDR
t
S
t
H
t
DD
50
5
0
65
150
t
HL
50
150
ns
相關(guān)PDF資料
PDF描述
SP8510KS 12-Bit Sampling A/D Converters
SP8527 Micropower Sampling 10-Bit A/D Converter
SP8527BN Micropower Sampling 10-Bit A/D Converter
SP8527BS Micropower Sampling 10-Bit A/D Converter
SP8527KN Micropower Sampling 10-Bit A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP8510KS 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit Sampling A/D Converters
SP852120 制造商:CELDUC 制造商全稱:celduc-relais 功能描述:Power Solid State Relay
SP8527 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Micropower Sampling 10-Bit A/D Converter
SP8527BN 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Micropower Sampling 10-Bit A/D Converter
SP8527BS 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Micropower Sampling 10-Bit A/D Converter