- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297424 > SP9600BS SERIAL INPUT LOADING, 20 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | SP9600BS |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 20 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 166K |
| 代理商： | SP9600BS |
SP9600DS/04
SP9600 12-Bit, Low Power Voltage Output D/A Converter
Copyright 2000 Sipex Corporation
5
VOUT
VREF
DAC
12
1
SHIFT
REGISTER
DIN
–
+
–
+
DIN
VREF
VOUT
VDAC
VOUT
VDAC
DIN
WHERE…
=
4096
x (VREF - AGND) + AGND
()
LATCH
12
AGND
DAC
REGISTER
DAC
REGISTER
DAC
REGISTER
Figure 1. Detailed Block Diagram
USING THE SP9600
External Reference
The R-2R DAC input resistance is code depen-
dent and is minimum (11k
) at code 1365 and
2731. And, it is nearly infinite at code 0. Because
of the code-dependent nature of the reference
inputs, a high quality, low output impedance
amplifier should be used to drive the V
REF and
AGND inputs.
Serial Clock and Update Rate
The SP9600 maximum serial clock rate (SCLK)
is given by 1/(t
CH+tCL) which is approximately
12.5 MHz. The digital word update rate is limited
by the chip select period, which is 12 X SCLK
Figure 2. Transfer Function
periods plus the CS high pulse width t
CSW. This
is equal to a 1
s or 1 MHz update rate. However,
the DAC settling time to 12–Bits is 20
s, which
for full scale output transitions would limit the
update rate to 50 kHz.
Logic Interface
The SP9600 is designed to be compatible with
TTL and CMOS logic levels. However, driving
the digital inputs with TTL level signals will
increase the power consumption of the part by
300
A. In order to achieve the lowest power
consumption use rail-to-rail CMOS levels to
drive the digital inputs.
+0.5 lsb
DNLE
-0.5 lsb
+0.5 lsb
INLE
-0.5 lsb
0
CODE
4095
DNLE, INLE Plots
相關PDF資料 |
PDF描述 |
|---|---|
| SP9600KS | SERIAL INPUT LOADING, 20 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| SP9602JN | DUAL, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDIP28 |
| SP9602JS | DUAL, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| SP9602KN | DUAL, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDIP28 |
| SP9602KS | DUAL, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDSO28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SP9600JN | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter |
| SP9600JS | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter |
| SP9600KN | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter |
| SP9600KS | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter |
| SP9601 | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。