- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373486 > SPCA701A (Electronic Theatre Controls, Inc.) DIGITAL VIDEO ENCODER FOR VIDEOCD PDF資料下載
參數(shù)資料
| 型號： | SPCA701A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DIGITAL VIDEO ENCODER FOR VIDEOCD |
| 中文描述： | 數(shù)字影像光盤的視頻編碼器 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大小： | 145K |
| 代理商： | SPCA701A |
SPCA701A
Sunplus Technology Co., Ltd. 4 Rev.: 0.2 1999.12.07
Preliminary
Table 3. Configuration Register Settings
Mode Register
Name
set to 0
Set to 1
Comments
EFIELD
The VSYNC pin will output
normal vertical
synchronization signal.
The VSYNC pin will output field
signal. Low at VSYNC pin for
even field, high for odd field
This is only used at
master mode.
PAL625
525-line operation will be
select
The 625-line operation will be
select
This is only used at
master mode
YCSWAP
Do not swap Y and Cr/Cb
Swap Y and Cr/Cb sequence
----
CLOCK TIMING
A clock signal with a frequency twice the luminance sampling rate must be present at the CLK pin. All setup and
hold timing specifications are measured with respect to the rising edge of this signal.
PIXEL INPUT TIMING
PIXEL SEQUENCE
Multiplexed Y, Cb, and Cr data is input through the DATA[7:0] inputs. By default, the input sequence for active
video pixels must be Cb0, Y0, Cr0, Y1, Cb2, Y2, Cr2, Y3, etc., in accordance with CCIR-656. This pattern
begins during the first CLK period after the falling edge of HSYNC* (regardless of the setting of SLAVE/MASTER
mode). The order of Cb and Cr can be reversed by setting the CBSWAP pin.
Figure 1
illustrates the timing.
If the pixel stream input to the SPCA701A is off by one CLK period, the SPCA701A can lock to the pixel stream
by setting the YCSWAP register. This would solve the problem of having the Y and Cr/Cb pixels swapped.
Figure 1. Pix Sequence
Cbn
Cbn+2
Crn
Yn + 1
Yn
Crn
Crn+2
Cbn
Yn + 1
Yn
CLK
(2)
HSYNC*
(3)
P[7:0]
P[7:0]
CBSWAP
(1)
0
1
Notes: (1). CBSWAP is pin 11.
(2). Pixel transitions must occur observing setup and hold timing about the rising edge of CLK.
(3). Pixel sequence will beging with Cbn at 4 x m clock periods following the falling edge of HSYNC*, when m
is an integer.
相關PDF資料 |
PDF描述 |
|---|---|
| SPCH-019 | SPCH-019 |
| SPD005G | Smartec Pressure Sensor |
| SPD015G | Smartec Pressure Sensor |
| SPD030G | Smartec Pressure Sensor |
| SPD100G | Smartec Pressure Sensor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPCA711A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL VIDEO ENCODER FOR VIDEOCD |
| SPCA751A-P101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:a single chip signal processor optimized for MPEG audio decoding and voice recording |
| SPC-AD201ECK | 制造商:Power Dynamics Inc 功能描述:13 A 125 V NEMA 5 - 15P Cord Right Handed Grip 201 cm Long Power Cord |
| SPCB00790-5-RMM-915L | 功能描述:ANTENNA EMBEDD MICROSTRIP 915MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:- 標準包裝:1 系列:* |
| SPCB01385-8-PX-2450S | 制造商:NEARSON 功能描述:wi-fi Antenna |
發(fā)布緊急采購，3分鐘左右您將得到回復。